Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i5/i5-7442eq"
(+cache info) |
|||
| Line 13: | Line 13: | ||
| part number 2 = | | part number 2 = | ||
| s-spec = SR34U | | s-spec = SR34U | ||
| − | | market | + | | market = Embedded |
| − | |||
| first announced = January 3, 2017 | | first announced = January 3, 2017 | ||
| first launched = January 3, 2017 | | first launched = January 3, 2017 | ||
| Line 87: | Line 86: | ||
| socket type = BGA | | socket type = BGA | ||
}} | }} | ||
| − | '''Core i5-7442EQ''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] | + | '''Core i5-7442EQ''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] embedded microprocessor introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The i5-7442EQ operates at 2.1 GHz with a TDP of 25 W supporting a {{intel|Turbo Boost}} frequency of 2.9 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2133 memory and incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz. |
== Cache == | == Cache == | ||
Revision as of 18:37, 6 January 2017
Template:mpu Core i5-7442EQ is a 64-bit quad-core mid-range performance x86 embedded microprocessor introduced by Intel in early 2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The i5-7442EQ operates at 2.1 GHz with a TDP of 25 W supporting a Turbo Boost frequency of 2.9 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2133 memory and incorporates Intel's HD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1 GHz.
Cache
- Main article: Kaby Lake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Facts about "Core i5-7442EQ - Intel"
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | 12-way set associative + |
| l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |