From WikiChip
Difference between revisions of "intel/pentium gold/4415u"
< intel‎ | pentium gold

Line 84: Line 84:
 
}}
 
}}
 
'''Pentium 4415U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessor introduced by [[Intel]] in early [[2017]]. The 4415U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 2.2 GHz with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133 memory. Additionally the 4415U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 950 MHz.
 
'''Pentium 4415U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessor introduced by [[Intel]] in early [[2017]]. The 4415U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 2.2 GHz with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133 memory. Additionally the 4415U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 950 MHz.
 +
 +
This model has a configurable TDP-down TDP of 10 W.
  
 
== Cache ==
 
== Cache ==

Revision as of 21:54, 5 January 2017

Template:mpu Pentium 4415U is a 64-bit dual-core budget x86 mobile microprocessor introduced by Intel in early 2017. The 4415U, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's improved 14nm+ process. This processor operates at 2.2 GHz with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133 memory. Additionally the 4415U incorporates Intel's HD Graphics 610 IGP operating at 300 MHz with a burst frequency of 950 MHz.

This model has a configurable TDP-down TDP of 10 W.

Cache

Main article: Kaby Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  2x1 MiB write-back
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/pentium_gold/4415u&oldid=32947"
Facts about "Pentium Gold 4415U - Intel"
RDF feed
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +