From WikiChip
Difference between revisions of "intel/celeron/3965u"
(Created page with "{{intel title|Celeron 3965U}} '''Celeron 3965U''' is a {{arch|64}} dual-core budget x86 mobile microprocessors introduced by Intel in early 2017. The 3965U, which...") |
|||
Line 1: | Line 1: | ||
{{intel title|Celeron 3965U}} | {{intel title|Celeron 3965U}} | ||
+ | {{mpu | ||
+ | | name = Celeron 3965U | ||
+ | | no image = Yes | ||
+ | | image = | ||
+ | | image size = | ||
+ | | caption = | ||
+ | | designer = Intel | ||
+ | | manufacturer = Intel | ||
+ | | model number = 3965U | ||
+ | | part number = | ||
+ | | part number 1 = | ||
+ | | s-spec = | ||
+ | | market = Mobile | ||
+ | | first announced = January 3, 2017 | ||
+ | | first launched = January 3, 2017 | ||
+ | | last order = | ||
+ | | last shipment = | ||
+ | | release price = | ||
+ | |||
+ | | family = Celeron | ||
+ | | series = 3900 | ||
+ | | locked = Yes | ||
+ | | frequency = 2,200 MHz | ||
+ | | bus type = OPI | ||
+ | | bus speed = | ||
+ | | bus rate = 4 GT/s | ||
+ | | bus links = | ||
+ | | clock multiplier = 22 | ||
+ | | cpuid = 306A9 | ||
+ | |||
+ | | isa family = x86 | ||
+ | | isa = x86-64 | ||
+ | | microarch = Kaby Lake | ||
+ | | platform = Kaby Lake | ||
+ | | chipset = | ||
+ | | chipset 2 = | ||
+ | | core name = Kaby Lake U | ||
+ | | core family = 6 | ||
+ | | core model = 58 | ||
+ | | core stepping = S0 | ||
+ | | core stepping 2 = | ||
+ | | process = 14 nm | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die area = | ||
+ | | die width = | ||
+ | | die length = | ||
+ | | word size = 64 bit | ||
+ | | core count = 2 | ||
+ | | thread count = 2 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 64 | ||
+ | |||
+ | | electrical = Yes | ||
+ | | v core min = 0.25 V | ||
+ | | v core max = 1.52 V | ||
+ | | tdp = 15 W | ||
+ | | tdp typical = | ||
+ | | ctdp down = 10 W | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | tjunc min = 0 °C | ||
+ | | tjunc max = 100 °C | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = -25 °C | ||
+ | | tstorage max = 125 °C | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package = FCBGA-1356 | ||
+ | | package type = FCBGA | ||
+ | | package pitch = 0.65 mm | ||
+ | | package size = 42 mm x 24 mm | ||
+ | | socket = BGA-1356 | ||
+ | | socket type = BGA | ||
+ | }} | ||
'''Celeron 3965U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessors introduced by [[Intel]] in early 2017. The 3965U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 2.2 GHz and with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133. Additionally the 3965U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 900 GHz. | '''Celeron 3965U''' is a {{arch|64}} [[dual-core]] budget [[x86]] mobile microprocessors introduced by [[Intel]] in early 2017. The 3965U, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 2.2 GHz and with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133. Additionally the 3965U incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 300 MHz with a burst frequency of 900 GHz. |
Revision as of 16:16, 5 January 2017
Template:mpu Celeron 3965U is a 64-bit dual-core budget x86 mobile microprocessors introduced by Intel in early 2017. The 3965U, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's improved 14nm+ process. This processor operates at 2.2 GHz and with a TDP of 15 W and supports up to 32 GiB of dual-channel non-ECC DDR4-2133. Additionally the 3965U incorporates Intel's HD Graphics 610 IGP operating at 300 MHz with a burst frequency of 900 GHz.