From WikiChip
Difference between revisions of "intel/core i3/i3-7300"
Line 1: | Line 1: | ||
{{intel title|Core i3-7300}} | {{intel title|Core i3-7300}} | ||
{{mpu | {{mpu | ||
− | |||
| name = Core i3-7300 | | name = Core i3-7300 | ||
− | | no image = | + | | no image = Yes |
| image = | | image = | ||
| image size = | | image size = | ||
Line 11: | Line 10: | ||
| model number = i3-7300 | | model number = i3-7300 | ||
| part number = BX80677I37300 | | part number = BX80677I37300 | ||
− | | part number 1 = | + | | part number 1 = BXC80677I37300 |
| part number 2 = | | part number 2 = | ||
− | | | + | | s-spec = SR359 |
+ | | s-spec 2 = | ||
| market = Desktop | | market = Desktop | ||
− | | first announced = | + | | first announced = January 3, 2017 |
− | | first launched = 2017 | + | | first launched = January 3, 2017 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
+ | | release price = $147.00 | ||
| family = Core i3 | | family = Core i3 | ||
− | | series = | + | | series = i3-7300 |
| locked = Yes | | locked = Yes | ||
| frequency = 4,000 MHz | | frequency = 4,000 MHz | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
| bus type = DMI 3.0 | | bus type = DMI 3.0 | ||
| bus speed = | | bus speed = | ||
| bus rate = 8 GT/s | | bus rate = 8 GT/s | ||
| clock multiplier = 40 | | clock multiplier = 40 | ||
− | |||
− | |||
− | |||
| cpuid = | | cpuid = | ||
Line 45: | Line 34: | ||
| isa = x86-64 | | isa = x86-64 | ||
| microarch = Kaby Lake | | microarch = Kaby Lake | ||
− | | platform = | + | | platform = Kaby Lake |
− | | chipset = | + | | chipset = Sunrise Point |
+ | | chipset 2 = Union Point | ||
| core name = Kaby Lake S | | core name = Kaby Lake S | ||
− | | core family = | + | | core family = Core i3 |
− | | core model = | + | | core model = 158 |
− | | core stepping = | + | | core stepping = S0 |
+ | | core stepping 2 = | ||
| process = 14 nm | | process = 14 nm | ||
| transistors = | | transistors = | ||
Line 57: | Line 48: | ||
| die width = | | die width = | ||
| die length = | | die length = | ||
− | | word size = | + | | word size = 64 bit |
| core count = 2 | | core count = 2 | ||
| thread count = 4 | | thread count = 4 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 64 | + | | max memory = 64 GiB |
− | |||
| electrical = Yes | | electrical = Yes | ||
− | + | | v core min = 0.55 V | |
− | | v core | + | | v core max = 1.52 V |
− | | v core | ||
− | |||
− | |||
| sdp = | | sdp = | ||
| tdp = 51 W | | tdp = 51 W | ||
− | | | + | | tjunc min = 0 °C |
− | | | + | | tjunc max = 100 °C |
− | | | + | | tcase min = |
− | | | + | | tcase max = |
− | | | + | | tstorage min = -25 °C |
− | | | + | | tstorage max = 125 °C |
− | | | + | | tambient min = |
− | | | + | | tambient max = |
− | + | | package module 1 = {{packages/intel/lga-1151}} | |
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
The '''Core i3-7310''' is a {{arch|64}} [[dual-core]] [[x86]] low-end [[microprocessor]] set to be introduced by [[Intel]] in late 2016 or early 2017. This processor operates at 3.4 GHz with a TDP of 35 W | The '''Core i3-7310''' is a {{arch|64}} [[dual-core]] [[x86]] low-end [[microprocessor]] set to be introduced by [[Intel]] in late 2016 or early 2017. This processor operates at 3.4 GHz with a TDP of 35 W |
Revision as of 17:20, 4 January 2017
Template:mpu The Core i3-7310 is a 64-bit dual-core x86 low-end microprocessor set to be introduced by Intel in late 2016 or early 2017. This processor operates at 3.4 GHz with a TDP of 35 W
Cache
- Main article: Kaby Lake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
L3$ | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB |
shared |
Facts about "Core i3-7300 - Intel"
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | shared + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |