Difference between revisions of "Template:main/chips"

@@ Line 11: / Line 11: @@
 -->
 {{main/i2|90px|1em|amd|'''AMD'''}}
-{{main/i2|90px|0.8em|amd/80386|80386}}
+{{main/i2|90px|0.8em|amd/am186|Am186}}
-{{main/i2|90px|0.8em|amd/80486|80486}}
+{{main/i2|90px|0.8em|amd/am286|Am286}}
+{{main/i2|90px|0.8em|amd/am386|Am386}}
+{{main/i2|90px|0.8em|amd/am486|Am486}}
+{{main/i2|90px|0.8em|amd/am5x86|Am5x86}}
 {{main/i2|90px|0.8em|amd/a4|A4}}
 {{main/i2|90px|0.8em|amd/a8|A8}}
@@ Line 31: / Line 34: @@
 {{main/i2|90px|0.8em|amd/athlon mp|Athlon MP}}
 {{main/i2|90px|0.8em|amd/athlon x2|Athlon X2}}
+{{main/i2|90px|0.8em|amd/athlon x4|Athlon X4}}
 {{main/i2|90px|0.8em|amd/athlon xp|Athlon XP}}
+{{main/i2|90px|0.8em|amd/duron|Duron}}
 {{main/i2|90px|0.8em|amd/k5|K5}}
 {{main/i2|90px|0.8em|amd/k6|K6}}
@@ Line 40: / Line 45: @@
 {{main/i2|90px|0.8em|amd/phenom|Phenom}}
 {{main/i2|90px|0.8em|amd/phenom ii|Phenom II}}
+{{main/i2|90px|0.8em|amd/sempron|Sempron}}
 {{main/i2|90px|0.8em|amd/turion 64|Turion 64}}
 {{main/i2|90px|0.8em|amd/turion 64 x2|Turion 64 X2}}
+{{main/i2|90px|1em|arm|'''ARM'''}}
+{{main/i2|90px|0.8em|arm/arm2|ARM2}}
+{{main/i2|90px|0.8em|arm/arm3|ARM3}}
+{{main/i2|90px|0.8em|arm/arm6|ARM6}}
+{{main/i2|90px|0.8em|arm/arm7|ARM7}}
+{{main/i2|90px|0.8em|arm/arm8|ARM8}}
+{{main/i2|90px|0.8em|arm/arm9|ARM9}}
+{{main/i2|90px|0.8em|arm/arm10|ARM10}}
+{{main/i2|90px|0.8em|arm/arm11|ARM11}}
+{{main/i2|90px|0.8em|arm/cortex-m0|Cortex-M0}}
+{{main/i2|90px|0.8em|arm/cortex-R4|Cortex-R4}}
+{{main/i2|90px|0.8em|arm/cortex-a7|Cortex-A7}}
 {{main/i2|90px|1em|atmel|'''Atmel'''}}
 {{main/i2|90px|0.8em|atmel/avr|AVR}}
@@ Line 65: / Line 83: @@
 {{main/i2|90px|0.8em|dec/alpha 21364|Alpha 21364}}
 {{main/i2|90px|0.8em|dec/strongarm|StrongARM}}
+{{main/i2|90px|1em|fairchild|'''Fairchild'''}}
+{{main/i2|90px|0.8em|fairchild/clipper|CLIPPER}}
 {{main/i2|90px|1em|fujitsu|'''Fujitsu'''}}
 {{main/i2|90px|0.8em|fujitsu/microsparc ii|microSPARC II}}
@@ Line 126: / Line 146: @@
 {{main/i2|90px|0.8em|intel/80960|80960}}
 {{main/i2|90px|0.8em|intel/atom|Atom}}
+{{main/i2|90px|0.8em|intel/atom x3|Atom x3}}
+{{main/i2|90px|0.8em|intel/atom x5|Atom x5}}
+{{main/i2|90px|0.8em|intel/atom x7|Atom x7}}
 {{main/i2|90px|0.8em|intel/celeron|Celeron}}
 {{main/i2|90px|0.8em|intel/celeron d|Celeron D}}
@@ Line 169: / Line 192: @@
 {{main/i2|90px|0.8em|intel/xscale|XScale}}
 {{main/i2|90px|0.8em|intel/xeon|Xeon}}
+{{main/i2|90px|0.8em|intel/xeon d|Xeon D}}
+{{main/i2|90px|0.8em|intel/xeon e3|Xeon E3}}
+{{main/i2|90px|0.8em|intel/xeon e5|Xeon E5}}
+{{main/i2|90px|0.8em|intel/xeon e7|Xeon E7}}
 {{main/i2|90px|0.8em|intel/xeon phi|Xeon Phi}}
 {{main/i2|90px|0.8em|mips|'''MIPS'''}}
@@ Line 201: / Line 228: @@
 {{main/i2|90px|1em|rca/epic|EPIC}}
 {{main/i2|90px|1em|rca/1802|1802}}
+{{main/i2|90px|1em|ross|'''Ross'''}}
+{{main/i2|90px|1em|ross/hypersparc|HyperSPARC}}
 {{main/i2|90px|1em|sgi|'''SGI'''}}
 {{main/i2|90px|0.8em|sgi/r12000|R12000}}
@@ Line 218: / Line 247: @@
 {{main/i2|90px|0.8em|sun/ultrasparc t1|UltraSPARC T1}}
 {{main/i2|90px|0.8em|sun/ultrasparc t2|UltraSPARC T2}}
-{{main/i2|90px|1em|wdc|'''WDC'''}}
+{{main/i2|90px|1em|western design center|'''WDC'''}}
-{{main/i2|90px|0.8em|wdc/wdc 65c02|WDC 65C02}}
+{{main/i2|90px|0.8em|western design center/wdc 65c02|WDC 65C02}}
-{{main/i2|90px|0.8em|wdc/wdc 65816|WDC 65816}}
+{{main/i2|90px|0.8em|western design center/wdc 65816|WDC 65816}}
 {{main/i2|90px|1em|zilog|'''Zilog'''}}
 {{main/i2|90px|0.8em|zilog/z80|Z80}}

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Latest revision as of 18:17, 11 December 2016