From WikiChip
Difference between revisions of "intel/xeon e5/e5-2698 v4"
< intel‎ | xeon e5

(+q-spec)
(turbo freq)
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 3,600 MHz
 
| turbo frequency1    = 3,600 MHz
−
| turbo frequency2    =  
+
| turbo frequency2    = 3,600 MHz
 +
| turbo frequency3    = 3,400 MHz
 +
| turbo frequency4    = 3,300 MHz
 +
| turbo frequency5    = 3,200 MHz
 +
| turbo frequency6    = 3,100 MHz
 +
| turbo frequency7    = 3,000 MHz
 +
| turbo frequency8    = 2,900 MHz
 +
| turbo frequency9    = 2,800 MHz
 +
| turbo frequency10  = 2,700 MHz
 +
| turbo frequency11  = 2,700 MHz
 +
| turbo frequency12  = 2,700 MHz
 +
| turbo frequency13  = 2,700 MHz
 +
| turbo frequency14  = 2,700 MHz
 +
| turbo frequency15  = 2,700 MHz
 +
| turbo frequency16  = 2,700 MHz
 +
| turbo frequency17  = 2,700 MHz
 +
| turbo frequency18  = 2,700 MHz
 +
| turbo frequency19  = 2,700 MHz
 +
| turbo frequency20  = 2,700 MHz
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,800 MHz
 
| bus speed          = 4,800 MHz

Revision as of 14:46, 5 November 2016

Template:mpu The Xeon E5-2698 v4 is a 64-bit icosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 135 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 640 KiB
655,360 B
0.625 MiB
20x32 KiB 8-way set associative (per core, write-back)
L1D$ 640 KiB
655,360 B
0.625 MiB
20x32 KiB 8-way set associative (per core, write-back)
L2$ 5 MiB
5,120 KiB
5,242,880 B
0.00488 GiB
20x256 KiB 8-way set associative (per core, write-back)
L3$ 50 MiB
51,200 KiB
52,428,800 B
0.0488 GiB
20x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2698_v4&oldid=27007"
Facts about "Xeon E5-2698 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description8-way set associative +
l2$ size5 MiB (5,120 KiB, 5,242,880 B, 0.00488 GiB) +
l3$ description20-way set associative +
l3$ size50 MiB (51,200 KiB, 52,428,800 B, 0.0488 GiB) +