From WikiChip
Difference between revisions of "amd/duron/dhm0800avs1bm"
< amd‎ | duron

(Created page with "{{amd title|Duron 800 (Camaro)}} {{mpu | name = Duron 800 | no image = Yes | image = | image size = | caption =...")
 
Line 27: Line 27:
 
| bus rate            = 200 MT/s
 
| bus rate            = 200 MT/s
 
| clock multiplier    = 8
 
| clock multiplier    = 8
| cpuid              = 670
+
| cpuid              = 660
  
 
| microarch          = K7
 
| microarch          = K7
Line 79: Line 79:
 
| socket 0 type      = PGA-462
 
| socket 0 type      = PGA-462
 
}}
 
}}
 +
The '''Mobile Duron 800''' based on the {{amd|Morgan|l=core}} (Camaro) core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in 2001. This model was part of the second generation of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} on a [[180 nm process]], this MPU operated at 800 MHz with a bus capable of 200 MT/s.

Revision as of 15:30, 24 October 2016

Template:mpu The Mobile Duron 800 based on the Morgan (Camaro) core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 on a 180 nm process, this MPU operated at 800 MHz with a bus capable of 200 MT/s.