From WikiChip
Difference between revisions of "amd/duron/dhd1600dlv1c"
Line 80: | Line 80: | ||
| socket 0 type = PGA-462 | | socket 0 type = PGA-462 | ||
}} | }} | ||
− | The '''Duron 1600''' based on the Applebred core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in mid-2003. This model was part of the third generation of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} and manufactured using their newer [[130 nm process]], this MPU operated at 1600 MHz with a bus capable of 266 MT/s with a max TDP of 57 W and a typical TDP of 48 W. | + | The '''Duron 1600''' based on the {{amd|Applebred|l=core}} core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in mid-2003. This model was part of the third generation of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} and manufactured using their newer [[130 nm process]], this MPU operated at 1600 MHz with a bus capable of 266 MT/s with a max TDP of 57 W and a typical TDP of 48 W. |
== Cache == | == Cache == |
Revision as of 12:21, 23 October 2016
Template:mpu The Duron 1600 based on the Applebred core was a 32-bit x86 microprocessor developed by AMD and introduced in mid-2003. This model was part of the third generation of the Duron family. Designed based on AMD's K7 and manufactured using their newer 130 nm process, this MPU operated at 1600 MHz with a bus capable of 266 MT/s with a max TDP of 57 W and a typical TDP of 48 W.
Contents
Cache
- Main article: K7 § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Halt State
- Sleep State
See also
Facts about "Duron 1600 (Applebred) - AMD"
base frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
bus rate | 266.66 MT/s (0.267 GT/s, 266,660 kT/s) + |
bus speed | 133.33 MHz (0.133 GHz, 133,330 kHz) + |
bus type | FSB + |
clock multiplier | 12 + |
core count | 1 + |
core family | 6 + |
core model | 8 + |
core name | Applebred + |
core stepping | 0 +, 1 + and 2 + |
core voltage | 1.5 V (15 dV, 150 cV, 1,500 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 680 + |
designer | AMD + |
die area | 80.89 mm² (0.125 in², 0.809 cm², 80,890,000 µm²) + |
family | Duron + |
first announced | August 15, 2003 + |
first launched | August 15, 2003 + |
full page name | amd/duron/dhd1600dlv1c + |
has feature | Halt State + and Sleep State + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
ldate | August 15, 2003 + |
main image | + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Duron 1600 + |
name | Duron 1600 + |
part number | DHD1600DLV1C + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
series | Duron Desktop + |
smp max ways | 1 + |
tdp | 57 W (57,000 mW, 0.0764 hp, 0.057 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 37,200,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |