Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intrinsity/fastmath/fastmath-1.5"
| Line 79: | Line 79: | ||
{{main|intrinsity/microarchitectures/fastmath#Memory_Hierarchy|l1=FastMATH § Cache}} | {{main|intrinsity/microarchitectures/fastmath#Memory_Hierarchy|l1=FastMATH § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1i cache=16 | + | |l1i cache=16 KiB |
| − | |l1i break=1x16 | + | |l1i break=1x16 KiB |
|l1i desc=256 blocks × 16 words/block | |l1i desc=256 blocks × 16 words/block | ||
| − | + | |l1d cache=16 KiB | |
| − | |l1d cache=16 | + | |l1d break=1x16 KiB |
| − | |l1d break=1x16 | ||
|l1d desc=256 blocks × 16 words/block | |l1d desc=256 blocks × 16 words/block | ||
|l1d extra=write-through or write-back mode | |l1d extra=write-through or write-back mode | ||
| − | |l2 cache=1 | + | |l2 cache=1 MiB |
| − | |l2 break=1x1 | + | |l2 break=1x1 MiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
| − | |l2 extra=(configurable as SRAM in 256 | + | |l2 extra=(configurable as SRAM in 256 KiB increments) |
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
Revision as of 22:50, 20 September 2016
Template:mpu The FastMATH 1.5 GHz was a microprocessor developed by Intrinsity operating at 1.5 GHz. The processor incorporates a high-performance MIPS CPU along with a powerful matrix and vector math unit.
Contents
Cache
- Main article: FastMATH § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 256 blocks × 16 words/block |
| L1D$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 256 blocks × 16 words/block write-through or write-back mode |
| L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
1x1 MiB 4-way set associative (configurable as SRAM in 256 KiB increments) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR-400 |
| Controllers | 1 |
| Channels | 2 |
| Max memory | 1 GB |
Matrix and Vector Unit
- SIMD architecture
- Operates on 4x4 array of 32-bit elements
- Fixed-point matrix, vector, and scalar data types
Features
- JTAG interface
- 8-bit or 32-bit wide bus operates up to 66 MHz
Documents
Manuals
Facts about "FastMATH 1.5 GHz - Intrinsity"
| base frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
| bus rate | 4,000 MT/s (4 GT/s, 4,000,000 kT/s) + |
| bus speed | 500 MHz (0.5 GHz, 500,000 kHz) + |
| bus type | RapidIO + |
| core count | 1 + |
| core voltage | 1 V (10 dV, 100 cV, 1,000 mV) + |
| designer | Intrinsity + |
| family | FastMATH + |
| first announced | 2001 + |
| first launched | 2002 + |
| full page name | intrinsity/fastmath/fastmath-1.5 + |
| has feature | JTAG + |
| instance of | microprocessor + |
| l1d$ description | 256 blocks × 16 words/block + |
| l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l1i$ description | 256 blocks × 16 words/block + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| ldate | 2002 + |
| manufacturer | TSMC + |
| market segment | Embedded + |
| max memory | 1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) + |
| microarchitecture | FashMATH + |
| model number | FastMATH-1.5 + |
| name | FastMATH 1.5 GHz + |
| power dissipation | 13.5 W (13,500 mW, 0.0181 hp, 0.0135 kW) + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| technology | Dynamic CMOS + |
| thread count | 1 + |
| word size | 32 bit (4 octets, 8 nibbles) + |