From WikiChip
Difference between revisions of "amd/am486/am486dx2-66v16b"
(→Cache) |
(co) |
||
Line 91: | Line 91: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache= | + | |l1 cache=16 KiB |
− | |l1 break= | + | |l1 break=1x16 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
− | |l1 extra=(unified, write- | + | |l1 extra=(unified, write-back policy) |
}} | }} | ||
Revision as of 22:44, 20 September 2016
Template:mpu Am486DX2-66V16B was an Enhanced Am486 microprocessor introduced by AMD in 1997. This processor had a clock multiplier of 2 having base frequency of 100 MHz with a bus frequency of 50 MHz. This model had a write-back cache and double the size of L1 of previous models (16 KB). The Am486DX2-66V8T is an 8 KB version similar to this model. This "Enhanced" Am486 includes some other features such as SMM.
Contents
Cache
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative (unified, write-back policy) |
Graphics
This chip had no integrated graphics processing unit.
Features
- System Management Mode (SMM)
Packaging
Part Number | Package | Type | Temperature Range |
---|---|---|---|
Am486DX2-66V16BHC | SQFP-208 | Commercial | 0 °C to 85 °C |
Am486DX2-66V16BGC | CPGA-168 | Commercial | 0 °C to 85 °C |
Am486DX2-66V16BHI | SQFP-208 | Industrial | -40 °C to 100 °C |
Am486DX2-66V16BGI | CPGA-168 | Industrial | -40 °C to 100 °C |
See also
Facts about "Am486DX2-66V16B - AMD"
has feature | System Management Mode + |
l1$ description | 4-way set associative + |
l1$ size | 16 KiB (16,384 B, 0.0156 MiB) + |