From WikiChip
Difference between revisions of "intel/xeon d/d-1540"
< intel‎ | xeon d

Line 82: Line 82:
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
 
|l2 extra=(per core)
 
|l2 extra=(per core)
−
|l3 cache=12 MB
+
|l3 cache=12 MiB
−
|l3 break=8x1.5 MB
+
|l3 break=8x1.5 MiB
−
|l3 desc=
 
 
|l3 extra=(per core)
 
|l3 extra=(per core)
 
}}
 
}}

Revision as of 01:04, 19 September 2016

Template:mpu The Xeon D-1540 is a 64-bit octa-core x86-64 microserver SoC that was introduced by Intel in March of 2015. The D-1540 operates at 2 GHz with a turbo frequency of 2.6 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 45 W and can support up to 128 GB of RAM (DDR4).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
 		8x32 KB 8-way set associative (per core)
L1D$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
 		8x32 KB 8-way set associative (per core)
L2$ 2 MB
"MB" is not declared as a valid unit of measurement for this property.
 		8x256 KB 8-way set associative (per core)
L3$ 12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
8x1.5 MiB (per core)

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-1600, DDR4-1867, DDR4-2133
Controllers 1
Channels 2
ECC Support Yes
Max memory 128 GB

Expansions

Template:mpu expansions

Networking

Networking
SFI interface No
KR interface No
KR4 interface No
KX interface No
KX4 interface No
10Base-T No
100Base-T No
1000Base-T No
10GBase-T Yes

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_d/d-1540&oldid=25157"
Facts about "Xeon D-1540 - Intel"
RDF feed
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +
l3$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +