Difference between revisions of "intel/core i7ee/i7-4960x"

From WikiChip

< intel‎ | core i7ee

Revision as of 16:56, 9 September 2016

Template:mpu The Core i7-4960X Extreme Edition is a 64-bit hexa-core top-of-the-line MPU introduced by Intel for the enthusiasts market. The i7-4960X served as Intel's flagship microprocessor for the Ivy Bridge microarchitecture - it was superseded by the Haswell-based i7-5960X MPU. Operating at 3.6 GHz with turbo frequency of 4 GHz for a single core, this chip supports 64 GB of memory (DDR3) and has a TDP of 130 Watts.

1 Cache
2 Graphics
3 Memory controller
4 Expansions
5 Features
6 Die Shot
7 See also

Cache

Main article: Ivy Bridge's Cache

Cache Info [Edit Values]
L1I$	192 KB "KB" is not declared as a valid unit of measurement for this property.	6x32 KB 8-way set associative (per core)
L1D$	192 KB "KB" is not declared as a valid unit of measurement for this property.	6x32 KB 8-way set associative (per core)
L2$	1,536 KB "KB" is not declared as a valid unit of measurement for this property.	6x256 KB 8-way set associative (per core)
L3$	15 MB "MB" is not declared as a valid unit of measurement for this property.	20-way set associative (shared)

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type	DDR3-1066, DDR3-1333, DDR3-1600, DDR3-1866
Controllers	1
Channels	4
ECC Support	No
Max bandwidth	59.7 GB/s
Max memory	64 GB

Expansions

Template:mpu expansions

Features

Template:mpu features

Die Shot

22 nm process
1,860,000,000 transistors
256.5 mm²
15.0 mm x 17.1 mm

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core i7-4960X Extreme Edition - Intel#io +
base frequency	3,600 MHz (3.6 GHz, 3,600,000 kHz) +
bus rate	5,000 MT/s (5 GT/s, 5,000,000 kT/s) +
bus type	DMI 2.0 +
clock multiplier	36 +
core count	6 +
core name	Ivy Bridge E +
core stepping	S1 +
cpuid	306E4 +
designer	Intel +
die area	256.5 mm² (0.398 in², 2.565 cm², 256,500,000 µm²) +
die length	17.1 mm (1.71 cm, 0.673 in, 17,100 µm) +
die width	15 mm (1.5 cm, 0.591 in, 15,000 µm) +
family	Core i7EE +
first announced	September 10, 2013 +
first launched	September 10, 2013 +
full page name	intel/core i7ee/i7-4960x +
has advanced vector extensions	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel turbo boost technology 2 0	true +
has locked clock multiplier	false +
has second level address translation support	true +
has simultaneous multithreading	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
is multi-chip package	false +
l1d$ description	8-way set associative +
l1d$ size	192 KiB (196,608 B, 0.188 MiB) +
l1i$ description	8-way set associative +
l1i$ size	192 KiB (196,608 B, 0.188 MiB) +
l2$ description	8-way set associative +
l2$ size	1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ description	20-way set associative +
l3$ size	15 MiB (15,360 KiB, 15,728,640 B, 0.0146 GiB) +
last order	December 24, 2015 +
last shipment	June 3, 2016 +
ldate	September 10, 2013 +
manufacturer	Intel +
market segment	Desktop +
max case temperature	339.95 K (66.8 °C, 152.24 °F, 611.91 °R) +
max cpu count	1 +
max memory	65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max pcie lanes	40 +
microarchitecture	Ivy Bridge +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	i7-4960X +
name	Core i7-4960X Extreme Edition +
part number	CM8063301292500 + and BX80633I74960X +
platform	X79 +
process	22 nm (0.022 μm, 2.2e-5 mm) +
release price	$ 999.00 (€ 899.10, £ 809.19, ¥ 103,226.67) +
s-spec	SR1AS +
s-spec (qs)	QF7Z +
series	i7-4900 +
smp max ways	1 +
tdp	130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technology	CMOS +
thread count	12 +
transistor count	1,860,000,000 +
turbo frequency (1 core)	4,000 MHz (4 GHz, 4,000,000 kHz) +
turbo frequency (2 cores)	3,900 MHz (3.9 GHz, 3,900,000 kHz) +
turbo frequency (3 cores)	3,900 MHz (3.9 GHz, 3,900,000 kHz) +
turbo frequency (4 cores)	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (5 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (6 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

@@ Line 41: / Line 41: @@
 | core stepping       = S1
 | process             = 22 nm
-| transistors         =
+| transistors         = 1,860,000,000
 | technology          = CMOS
-| die size            =
+| die area            = 256.5 mm²
+| die width           = 15.0 mm
+| die length          = 17.1 mm
 | word size           = 64 bit
 | core count          = 6
@@ Line 158: / Line 160: @@
 | os guard    =
 }}
+== Die Shot ==
+* [[22 nm process]]
+* 1,860,000,000 transistors
+* 256.5 mm²
+* 15.0 mm x 17.1 mm
+:[[File:ivy bridge (hexa-core) die shot.png|650px]]
+:[[File:ivy bridge (hexa-core) die shot (annotated).png|650px]]
 == See also ==
 * {{intel|Core i7EE|Core i7 Extreme Edition}}

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas