From WikiChip
Difference between revisions of "pezy/pezy-1"
< pezy

Line 76: Line 76:
 
| socket 0            = BGA-1517
 
| socket 0            = BGA-1517
 
| socket 0 type      = BGA}}
 
| socket 0 type      = BGA}}
'''PEZY-1''' was a first generation [[many-core microprocessor]] developed by [[PEZY]] in 2012. PEZY-1 contains 2 {{armh|ARM926}} cores ({{arm|ARMv5TEJ}}) along with 512 simpler RISC cores. Operating at 533 MHz, the processor is said to have peach performance of 533 GFLOPS (single-precision) and 266 GFLOPS (double-precision). PEZY-1 was designed using 220 million gates and manufactured on TSMC's [[40 nm process]].
+
'''PEZY-1''' was a first generation [[many-core microprocessor]] developed by [[PEZY]] in 2012. PEZY-1 contains 2 {{armh|ARM926}} cores ({{arm|ARMv5TEJ}}) along with 512 simpler RISC cores. Operating at 533 MHz, the processor is said to have peach performance of 533 GFLOPS (single-precision) and 266 GFLOPS (double-precision). PEZY-1 was designed using 220 million gates and manufactured on TSMC's [[40 nm process]].  
  
The PEZY-1 is used for image processing devices and various medical instruments.
+
The PEZY-1 is used for image processing devices and various medical instruments. In 2014 PEZY introduced their second generation many-core processor, the {{pezy|PEZY-SC}}, with twice as many cores.
  
 
== Cache ==
 
== Cache ==

Revision as of 14:39, 6 September 2016

Template:mpu PEZY-1 was a first generation many-core microprocessor developed by PEZY in 2012. PEZY-1 contains 2 ARM926 cores (ARMv5TEJ) along with 512 simpler RISC cores. Operating at 533 MHz, the processor is said to have peach performance of 533 GFLOPS (single-precision) and 266 GFLOPS (double-precision). PEZY-1 was designed using 220 million gates and manufactured on TSMC's 40 nm process.

The PEZY-1 is used for image processing devices and various medical instruments. In 2014 PEZY introduced their second generation many-core processor, the PEZY-SC, with twice as many cores.

Cache

PEZY-1's cache is seperate from the ARM926's cache which has an L1$ of 16KB (2x) and no L2$.

Cache Info [Edit Values]
L1$ 128 KB
"KB" is not declared as a valid unit of measurement for this property.
L2$ 1 MB
"MB" is not declared as a valid unit of measurement for this property.
L3$ 0 KB
"KB" is not declared as a valid unit of measurement for this property.
No L3$

Memory controller

Integrated Memory Controller
Type DDR3-1333
Controllers 1
Channels 4
Bandwidth (single) 10,666 MB/s
Bandwidth (dual) 21,333 MB/s
Bandwidth (quad) 42,666 MB/s
Max memory 64 GB

Expansions

Template:mpu expansions

PEZY-1 Quad PCI Board

pezy 1 quad pci board.jpg

PEZY has developed a Quad-PEZY-1 PCI board for their microprocessors which has 4 PEZY-1 for a total of 2,048 PE cores (along with 8 ARM cores). The board is equipped with 64 GB of memory for a total bandwidth of 200 GB/s. PEZY reports the total computational power for the board to be at 2.56 TFLOPS with a power consumption of 180 Watts.

Documents