From WikiChip
Difference between revisions of "amd/k5/amd-k5-pr75abr"
< amd‎ | k5

Line 74: Line 74:
 
}}
 
}}
 
'''AMD-K5-PR75ABR''' was a {{arch|32}} [[x86]] microprocessor developed by [[AMD]] and released in [[1996]]. This chip was sold as Pentium 75 MHz equivalent. The processor used AMD's 2nd revision of their {{amd|microarchitectures/k5|K5 microarchitecture}}, operating at 75 MHz with a [[TDP]] of 11.8 W.
 
'''AMD-K5-PR75ABR''' was a {{arch|32}} [[x86]] microprocessor developed by [[AMD]] and released in [[1996]]. This chip was sold as Pentium 75 MHz equivalent. The processor used AMD's 2nd revision of their {{amd|microarchitectures/k5|K5 microarchitecture}}, operating at 75 MHz with a [[TDP]] of 11.8 W.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/k5#Memory_Hierarchy|l1=K5 § Cache}}
 +
 +
{{cache info
 +
|l1i cache=16 KB
 +
|l1i break=1x16 KB
 +
|l1i desc=4-way set associative
 +
|l1i extra=
 +
|l1d cache=8 KB
 +
|l1d break=1x8 KB
 +
|l1d desc=4-way set associative
 +
|l1d extra=
 +
|l2 cache=
 +
|l2 break=
 +
|l2 desc=
 +
|l2 extra=
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 +
== Features ==
 +
* Auto-power down state
 +
* Stop clock state
 +
 +
== See also ==
 +
* {{amd|K5}}

Revision as of 01:21, 26 July 2016

Template:mpu AMD-K5-PR75ABR was a 32-bit x86 microprocessor developed by AMD and released in 1996. This chip was sold as Pentium 75 MHz equivalent. The processor used AMD's 2nd revision of their K5 microarchitecture, operating at 75 MHz with a TDP of 11.8 W.

Cache

Main article: K5 § Cache


Cache Info [Edit Values]
L1I$ 16 KB
"KB" is not declared as a valid unit of measurement for this property.
1x16 KB 4-way set associative
L1D$ 8 KB
"KB" is not declared as a valid unit of measurement for this property.
1x8 KB 4-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

  • Auto-power down state
  • Stop clock state

See also

Facts about "AMD-K5-PR75ABR - AMD"
l1d$ description4-way set associative +
l1i$ description4-way set associative +