Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ambric/am2000/am2045"
| Line 41: | Line 41: | ||
| thread count = | | thread count = | ||
| max cpus = | | max cpus = | ||
| − | | max memory = | + | | max memory = 4 GB |
| electrical = | | electrical = | ||
| Line 99: | Line 99: | ||
| bandwidth schan = | | bandwidth schan = | ||
| bandwidth dchan = | | bandwidth dchan = | ||
| − | | max memory = | + | | max memory = 4 GB |
}} | }} | ||
Revision as of 17:06, 24 June 2016
Template:mpu Am2045 (later renamed Am2045A) was Ambric's original flagship MPPA introduced in late 2006. This model was made of 45 Brics arranged as a grid of 5x9, making up a total of 360 32-bit RICS-like cores operating asynchronously at 1-333 MHz.
Architecture
- Main article: Am2000 § Architecture
The Am2045 is made of 45 homogeneous 'Brics' laid out in a 5 by 9 grid to form 360 cores and 360 RAM units.
General layout:
- 45x Brics
Cache
The Am2045 contains 45 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 585 kB of SRAM.
Memory controller
| Integrated Memory Controller | |
| Type | DDR2-400 |
| Controllers | 2 |
| Channels | 1 |
| Max memory | 4 GB |
Expansions
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash