From WikiChip
Difference between revisions of "ambric/am2000/am2029"
< ambric‎ | am2000

Line 72: Line 72:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
 +
'''Am2029''' was an [[MPPA]] introduced in late 2007 by [[Ambric]]. This model was made of roughly {{ambric|am2000#Architecture|29 Brics}} arranged as a grid, making up a total of 216 {{arch|32}} [[RICS]]-like cores operating asynchronously at 1-350 MHz.
 +
 +
== Architecture ==
 +
{{main|ambric/am2000#Architecture|l1=Am2000 § Architecture}}
 +
The Am2029 is made of 16 homogeneous 'Brics' laid out in a grid to form 216 cores.
 +
 +
General layout:
 +
* 29x Brics
 +
** 2x Computer Unit (CU)
 +
*** 2x SRD {{arch|32}} CPU
 +
*** 2x RD {{arch|32}} CPU
 +
** 2x [[RAM]] Unit (RU)
 +
*** 4x 2 KB [[SRAM]] bank
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR2-400
 +
| controllers        = 2
 +
| channels          = 1
 +
| ecc support        =
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        =
 +
}}
 +
 +
== Expansions ==
 +
* [[has feature::PCIe]]
 +
* [[has feature::JTAG]]
 +
* 128x [[has feature::GPIO]] @ 100 MHz
 +
* [[has feature::serial flash]]

Revision as of 17:03, 24 June 2016

Template:mpu Am2029 was an MPPA introduced in late 2007 by Ambric. This model was made of roughly 29 Brics arranged as a grid, making up a total of 216 32-bit RICS-like cores operating asynchronously at 1-350 MHz.

Architecture

Main article: Am2000 § Architecture

The Am2029 is made of 16 homogeneous 'Brics' laid out in a grid to form 216 cores.

General layout:

  • 29x Brics

Memory controller

Integrated Memory Controller
Type DDR2-400
Controllers 2
Channels 1

Expansions

  • PCIe
  • JTAG
  • 128x GPIO @ 100 MHz
  • serial flash
Retrieved from "https://en.wikichip.org/w/index.php?title=ambric/am2000/am2029&oldid=22357"
Facts about "Am2029 - Ambric"
RDF feed
has featurePCIe +, JTAG +, GPIO + and serial flash +