From WikiChip
Difference between revisions of "intel/xeon e7/e7-2820"
< intel‎ | xeon e7

Line 87: Line 87:
 
| socket 0 type      = LGA
 
| socket 0 type      = LGA
 
}}
 
}}
−
'''Xeon E7-2820''' is a {{arch|64}} [[x86]] data center microprocessor that supports up to 2 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology|turob}} frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 1 TB of memory.
+
'''Xeon E7-2820''' is a {{arch|64}} octa-core [[x86]] data center microprocessor that supports up to 2 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology|turob}} frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 1 TB of memory.
 +
 
 +
== Cache ==
 +
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 +
{{cache info
 +
|l1i cache=256 KB
 +
|l1i break=8x32 KB
 +
|l1i desc=4-way set associative
 +
|l1i extra=(per core)
 +
|l1d cache=256 KB
 +
|l1d break=8x32 KB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core)
 +
|l2 cache=2 MB
 +
|l2 break=8x256 KB
 +
|l2 desc=8-way set associative
 +
|l2 extra=(per core)
 +
|l3 cache=18 MB
 +
|l3 break=
 +
|l3 desc=16-way set associative
 +
|l3 extra=
 +
}}
 +
 
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR3-800
 +
| type 2            = DDR3-978
 +
| type 3            = DDR3-1066
 +
| controllers        = 1
 +
| channels          = 4
 +
| ecc support        = Yes
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        = 1024 GB
 +
}}
 +
 
 +
== Features ==
 +
{{mpu features
 +
| em64t      = Yes
 +
| nx          = Yes
 +
| txt        = Yes
 +
| tsx        =
 +
| vpro        =
 +
| ht          = Yes
 +
| tbt1        = Yes
 +
| tbt2        =
 +
| bpt        =
 +
| vt-x        = Yes
 +
| vt-d        = yes
 +
| ept        = Yes
 +
| mmx        = Yes
 +
| sse        = Yes
 +
| sse2        = Yes
 +
| sse3        = Yes
 +
| ssse3      = Yes
 +
| sse4.1      = Yes
 +
| sse4.2      = Yes
 +
| aes        = Yes
 +
| pclmul      =
 +
| avx        =
 +
| avx2        =
 +
| bmi        =
 +
| bmi1        =
 +
| bmi2        =
 +
| f16c        =
 +
| fma3        =
 +
| mpx        =
 +
| sgx        =
 +
| eist        = Yes
 +
| secure key  =
 +
| os guard    =
 +
| intel at    =
 +
}}

Revision as of 23:01, 12 June 2016

Template:mpu Xeon E7-2820 is a 64-bit octa-core x86 data center microprocessor that supports up to 2 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turob frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 1 TB of memory.

Cache

Main article: Westmere § Cache
Cache Info [Edit Values]
L1I$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
 		8x32 KB 4-way set associative (per core)
L1D$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
 		8x32 KB 8-way set associative (per core)
L2$ 2 MB
"MB" is not declared as a valid unit of measurement for this property.
 		8x256 KB 8-way set associative (per core)
L3$ 18 MB
"MB" is not declared as a valid unit of measurement for this property.
 		16-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR3-800, DDR3-978, DDR3-1066
Controllers 1
Channels 4
ECC Support Yes
Max memory 1024 GB

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e7/e7-2820&oldid=22125"
Facts about "Xeon E7-2820 - Intel"
RDF feed
l1d$ description8-way set associative +
l1i$ description4-way set associative +
l2$ description8-way set associative +
l3$ description16-way set associative +