From WikiChip
Difference between revisions of "amd/am5x86/am486dx5-133w16bgc"
| Line 98: | Line 98: | ||
== Documents == | == Documents == | ||
* [[:File:AMD Enhanced Am486 (March, 1997).pdf|AM486DX5-133W16BGC Datasheet (March, 1997)]] | * [[:File:AMD Enhanced Am486 (March, 1997).pdf|AM486DX5-133W16BGC Datasheet (March, 1997)]] | ||
| + | |||
| + | == Gallery == | ||
| + | <gallery> | ||
| + | File:Ic-photo-AMD--Am5x86-P75-(Am486DX5-133W16BGC)-(486-CPU).jpg|1997, Week 46 | ||
| + | </gallery> | ||
== See also == | == See also == | ||
* {{amd|Am5x86|Am5x86 family}} | * {{amd|Am5x86|Am5x86 family}} | ||
* {{amd|Am486|Am486 family}} | * {{amd|Am486|Am486 family}} | ||
Revision as of 21:05, 18 May 2016
Template:mpu The AM486DX5-133W16BGC was a high-performance 486-based microprocessor introduced by AMD in 1996 as part of their Am5x86 family. This processor had a clock multiplier of 4x, operating at 133 MHz with a bus speed of 33 MHz. This MPU had all the features offered by AMD's Enhanced Am486 such as a large 16 KB L1$ and various power management features. AMD marketed this chip as Pentium-75-comparable performance.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 16 KB "KB" is not declared as a valid unit of measurement for this property. |
1x16 KB 4-way set associative (unified, write-back policy) |
Graphics
This chip had no integrated graphics processing unit.
Features
- System Management Mode (SMM)
Documents
Gallery
See also
Facts about "AM486DX5-133W16BGC - AMD"
| has feature | System Management Mode + |
| l1$ description | 4-way set associative + |