From WikiChip
Difference between revisions of "amd/am486/am486sx2-50"
< amd‎ | am486

Line 25: Line 25:
 
| bus type            = FSB
 
| bus type            = FSB
 
| bus speed          = 25 MHz
 
| bus speed          = 25 MHz
−
| bus rate            =  
+
| bus rate            = 25 MT/s
 
| clock multiplier    = 2
 
| clock multiplier    = 2
 
| cpuid              =  
 
| cpuid              =  

Revision as of 04:40, 17 May 2016

Template:mpu Am486SX2-50 was an 80486-compatible microprocessor introduced by AMD in early 1994. This processor has a clock multiplier of 2 with a core frequency of 50 MHz and a bus frequency of 25 MHz. As with the rest of the 486SX series, this MPU does not have a functional FPU on-die.

Cache

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x8 KB 4-way set associative (unified, write-through policy)

Graphics

This chip had no integrated graphics processing unit.

See also

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am486/am486sx2-50&oldid=19710"
Facts about "Am486SX2-50 - AMD"
RDF feed
l1$ description4-way set associative +