Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx4-100nv8t"
| Line 90: | Line 90: | ||
== Graphics == | == Graphics == | ||
This chip had no integrated graphics processing unit. | This chip had no integrated graphics processing unit. | ||
| + | |||
| + | == Documents == | ||
| + | * [[:File:AMD Am486DX4 NV8T (July, 1995).pdf|AMD Am486DX4-100NV8T (July, 1995)]] | ||
| + | |||
| + | == Gallery == | ||
| + | <gallery> | ||
| + | File:Amd-am486dx4-100-wt.jpg| | ||
| + | </gallery> | ||
== Die Shot == | == Die Shot == | ||
[[File:AMD 80486DX4-100 die.JPG|400px]] | [[File:AMD 80486DX4-100 die.JPG|400px]] | ||
| − | |||
| − | |||
| − | |||
== See also == | == See also == | ||
* {{amd|Am486|Am486 family}} | * {{amd|Am486|Am486 family}} | ||
Revision as of 04:15, 17 May 2016
Template:mpu Am486DX2-100NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 3 having base frequency of 100 MHz with a bus frequency of 33 MHz. This model is is a modified version of Am486DX4-100V8T (and earlier Am486DX4-100) that no longer included Intel's ICE microcode.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.
Documents
Gallery
Die Shot
