Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx2-66v16b"
| Line 66: | Line 66: | ||
| package type = PGA | | package type = PGA | ||
| package pitch = | | package pitch = | ||
| − | | package size = | + | | package size = 44.069 mm x 44.069 mm x 3.56 mm |
| + | | package 2 = SQFP-208 | ||
| + | | package type 2 = SQFP | ||
| + | | package pitch 2 = | ||
| + | | package size 2 = 30.40 mm x 30.40 mm x 3.45 mm | ||
| socket = Socket 1 | | socket = Socket 1 | ||
| socket 2 = Socket 2 | | socket 2 = Socket 2 | ||
Revision as of 22:44, 15 May 2016
Template:mpu Am486DX2-66V16B was an Enhanced Am486 microprocessor introduced by AMD in 1997. This processor had a clock multiplier of 2 having base frequency of 100 MHz with a bus frequency of 50 MHz. This model had a write-back cache and double the size of L1 of previous models (16 KB). The Am486DX2-66V8T is an 8 KB version similar to this model. This "Enhanced" Am486 includes some other features such as SMM.
Contents
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 16 KB "KB" is not declared as a valid unit of measurement for this property. |
1x16 KB 4-way set associative (unified, write-back policy) |
Graphics
This chip had no integrated graphics processing unit.
Features
- System Management Mode (SMM)
See also
Facts about "Am486DX2-66V16B - AMD"
| has feature | System Management Mode + |
| l1$ description | 4-way set associative + |