From WikiChip
Difference between revisions of "intel/80486/486dx4-75"
< intel‎ | 80486

Line 91: Line 91:
 
== Features ==
 
== Features ==
 
* {{intel|System Management Mode}} (SMM)
 
* {{intel|System Management Mode}} (SMM)
 +
 +
== Gallery ==
 +
<gallery>
 +
File:KL Intel i486DX4-75 PQFP.jpg|FC80486DX4-75, S-Spec SX883
 +
</gallery>
  
 
== See also ==
 
== See also ==
 
* {{intel|80486|80486 family}}
 
* {{intel|80486|80486 family}}

Revision as of 16:42, 11 May 2016

Template:mpu i486DX4-75 was a fourth-generation x86 microprocessor introduced by Intel in 1994. This chip, which is based on the 80486 microarchitecture, had a clock multiplier of x2, x2.5, and x3 with a max operating frequency of 75 MHz, three times the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). The DX4 series had twice as much cache space as the older processors.

Cache

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 16 KB
"KB" is not declared as a valid unit of measurement for this property.
1x16 KB 4-way set associative (unified, write-through policy)

Graphics

This chip had no integrated graphics processing unit.

Features

Gallery

See also

Facts about "i486DX4-75 - Intel"
l1$ description4-way set associative +