From WikiChip
Difference between revisions of "intel/core m/5y51"
< intel‎ | core m

Line 155: Line 155:
 
* Blu-ray* Disc Playback
 
* Blu-ray* Disc Playback
 
* AVC/H.264, MPEG2, VC1 Decode
 
* AVC/H.264, MPEG2, VC1 Decode
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = LPDDR3-1333
 +
| type 1            = LPDDR3-1600;
 +
| type 2            = DDR3L-1600
 +
| type 3            = DDR3L-RS1600
 +
| controllers        = 1
 +
| channels          = 2
 +
| ecc support        = No
 +
| max bandwidth      = 25.6 GB/s
 +
| max memory        = 16 GB
 +
}}
 +
 +
== Expansions ==
 +
{{mpu expansions
 +
| pcie revision      = 2.0
 +
| pcie lanes        = 12
 +
| pcie config        = 6x1
 +
| pcie config 1      = 4x2
 +
| pcie config 2      = 3x4
 +
}}
 +
 +
== Features ==
 +
{{mpu features
 +
| em64t      = Yes
 +
| nx          = Yes
 +
| txt        =
 +
| tsx        =
 +
| vpro        =
 +
| ht          = Yes
 +
| tbt1        =
 +
| tbt2        = Yes
 +
| bpt        =
 +
| vt-x        = Yes
 +
| vt-d        = Yes
 +
| ept        = Yes
 +
| mmx        = Yes
 +
| sse        = Yes
 +
| sse2        = Yes
 +
| sse3        = Yes
 +
| ssse3      = Yes
 +
| sse4        = Yes
 +
| sse4.1      = Yes
 +
| sse4.2      = Yes
 +
| aes        = Yes
 +
| pclmul      = Yes
 +
| avx        = Yes
 +
| avx2        = Yes
 +
| bmi        = Yes
 +
| bmi1        = Yes
 +
| bmi2        = Yes
 +
| f16c        = Yes
 +
| fma3        =
 +
| mpx        =
 +
| sgx        =
 +
| eist        = Yes
 +
| secure key  = Yes
 +
| os guard    = Yes
 +
| intel at    =
 +
}}

Revision as of 21:15, 9 May 2016

Template:mpu The Core M 5Y51 is an ultra-low power dual-core 64-bit x86 microprocessor introduced by Intel in 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.6 GHz. The 5Y51 has a configurable TDP-down of 3.5 W @ 600 MHz and a configurable TDP-up of 6 W @ 1.3 GHz. This chip, which is manufactured in 14 nm process based on the Broadwell microarchitecture and incorporates Intel's HD Graphics 5300 Gen8 GPU clocked at 300 MHz with turbo frequency of 900 MHz.

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 64 KB
"KB" is not declared as a valid unit of measurement for this property.
 		2x32 KB 8-way set associative (per core)
L1D$ 64 KB
"KB" is not declared as a valid unit of measurement for this property.
 		2x32 KB 8-way set associative (per core)
L2$ 512 MB
"MB" is not declared as a valid unit of measurement for this property.
 		2x256 KB 8-way set associative (per core)
L3$ 4 MB
"MB" is not declared as a valid unit of measurement for this property.
 		2x2 MB (shared LLC)

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 5300
Device ID 0x161E
Execution Units 24
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 900 MHz
0.9 GHz
900,000 KHz
Max memory 16 GB
"GB" is not declared as a valid unit of measurement for this property.
Output DisplayPort, Embedded DisplayPort, HDMI
DirectX 11.2
OpenGL 4.3
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 2560x1600 @60 Hz, 4096x2304 @24 Hz
Max DVI Res 1920x1200 @60 Hz
Max DP Res 2560x1600 @60 Hz, 3840x2160 @60 Hz
Max eDP Res 2560x1600 @60 Hz, 3840x2160 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Flexible Display Interface (FDI)
Intel Clear Video
  • AVC/H.264 Encode
  • MPEG2 Encode
  • MVC HW Encode
  • JPEG/MJPEG Hardware Encode
  • Blu-ray* Disc Playback
  • AVC/H.264, MPEG2, VC1 Decode

Memory controller

Integrated Memory Controller
Type LPDDR3-1333, LPDDR3-1600;, DDR3L-1600, DDR3L-RS1600
Controllers 1
Channels 2
ECC Support No
Max bandwidth 25.6 GB/s
Max memory 16 GB

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_m/5y51&oldid=18214"
Facts about "Core M 5Y51"
RDF feed
device id0x161E +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 5300 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +