From WikiChip
Difference between revisions of "2-bit architecture"
(Created page with "{{Architecture sizes}} The '''2-bit''' computer architecture is a microprocessor architecture that has a datapath width or a highest operand width of 2 bit. Th...") |
m |
||
(2 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{Architecture sizes}} | {{Architecture sizes}} | ||
− | The '''2-bit | + | The '''2-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 2 bits. These architectures typically have a matching [[register file]] with [[registers]] width of 2 bits. Very few 2-bit architecture CPUs were commercially marketed, most were [[bit-slice microprocessor]]s. |
== 2-bit microprocessors == | == 2-bit microprocessors == | ||
− | * | + | * {{intel|3000|Intel 3000}} |
+ | * {{teslac|MH 3000|Tesla MH 3000}} | ||
[[Category:2-bit microprocessors]] | [[Category:2-bit microprocessors]] |
Latest revision as of 22:59, 16 January 2016
The 2-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 2 bits. These architectures typically have a matching register file with registers width of 2 bits. Very few 2-bit architecture CPUs were commercially marketed, most were bit-slice microprocessors.