From WikiChip
Difference between revisions of "Template:chip"
m |
|||
Line 1: | Line 1: | ||
<includeonly>{| style="border: solid 1px #e5e5ff; width: 275px; float: right; margin: 0 10px 10px 10px; text-align: left; font-size: 12px;" | <includeonly>{| style="border: solid 1px #e5e5ff; width: 275px; float: right; margin: 0 10px 10px 10px; text-align: left; font-size: 12px;" | ||
| style="text-align: center; background: #ecd9c6; font-size: 16px;" colspan="2" | '''{{{name}}}'''[[name::{{{name}}}| ]] | | style="text-align: center; background: #ecd9c6; font-size: 16px;" colspan="2" | '''{{{name}}}'''[[name::{{{name}}}| ]] | ||
− | {{#if:{{{no image|}}}|< | + | {{#if:{{{no image|}}}|<div></div>|{{!-}}}} |
− | {{#if:{{{no image|}}}|< | + | {{#if:{{{no image|}}}|<div></div>|{{!}} style="text-align: center;" colspan="2" {{!}} {{#if:{{{image|}}}|[[File:{{{image}}}|{{#if:{{{image size|}}}|{{{image size}}}|200px}}]]|[[File:no photo (ic).svg|200px]]}}}} |
− | {{#if:{{{caption|}}}|{{!-}}|< | + | {{#if:{{{caption|}}}|{{!-}}|<div></div>}} |
{{#if:{{{caption|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} {{{caption}}}|}} | {{#if:{{{caption|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} {{{caption}}}|}} | ||
− | {{#if:{{{manufacturer|}}}|{{!-}}|< | + | {{#if:{{{manufacturer|}}}|{{!-}}|<div></div>}} |
{{#if:{{{manufacturer|}}}|{{!}} '''Manufacturer''' {{!}}{{!}} [[{{{manufacturer}}}]][[manufacturer::{{{manufacturer}}}| ]][[category:microprocessor models by {{lc:{{{manufacturer}}}}}]]|}} | {{#if:{{{manufacturer|}}}|{{!}} '''Manufacturer''' {{!}}{{!}} [[{{{manufacturer}}}]][[manufacturer::{{{manufacturer}}}| ]][[category:microprocessor models by {{lc:{{{manufacturer}}}}}]]|}} | ||
− | {{#if:{{{model number|}}}|{{!-}}|< | + | {{#if:{{{model number|}}}|{{!-}}|<div></div>}} |
{{#if:{{{model number|}}}|{{!}} '''Model Number''' {{!}}{{!}} {{{model number}}}[[model number::{{{model number}}}| ]]|}} | {{#if:{{{model number|}}}|{{!}} '''Model Number''' {{!}}{{!}} {{{model number}}}[[model number::{{{model number}}}| ]]|}} | ||
− | {{#if:{{{part number|}}}|{{!-}}|< | + | {{#if:{{{part number|}}}|{{!-}}|<div></div>}} |
{{#if:{{{part number|}}}|{{!}} '''Part Number''' {{!}}{{!}} {{{part number}}}{{comma2|{{{part number 1|}}}}}{{comma2|{{{part number 2|}}}}}{{comma2|{{{part number 3|}}}}}|}} | {{#if:{{{part number|}}}|{{!}} '''Part Number''' {{!}}{{!}} {{{part number}}}{{comma2|{{{part number 1|}}}}}{{comma2|{{{part number 2|}}}}}{{comma2|{{{part number 3|}}}}}|}} | ||
− | {{#if:{{{market|}}}|{{!-}}|< | + | {{#if:{{{market|}}}|{{!-}}|<div></div>}} |
{{#if:{{{market|}}}|{{!}} '''Market''' {{!}}{{!}} {{{market}}}|}} | {{#if:{{{market|}}}|{{!}} '''Market''' {{!}}{{!}} {{{market}}}|}} | ||
− | {{#if:{{{first launched|{{{first announced|}}}}}}|{{!-}}|< | + | {{#if:{{{first launched|{{{first announced|}}}}}}|{{!-}}|<div></div>}} |
{{#if:{{{first launched|{{{first announced|}}}}}}|{{!}} '''Introduction''' {{!}}{{!}} {{#if:{{{first announced|}}}|{{{first announced}}} (announced)|}}<br />{{#if:{{{first launched|}}}|{{{first launched}}} (launch)[[first launched::{{{first launched}}}| ]]|}}|}} | {{#if:{{{first launched|{{{first announced|}}}}}}|{{!}} '''Introduction''' {{!}}{{!}} {{#if:{{{first announced|}}}|{{{first announced}}} (announced)|}}<br />{{#if:{{{first launched|}}}|{{{first launched}}} (launch)[[first launched::{{{first launched}}}| ]]|}}|}} | ||
− | {{#if:{{{last order|}}}{{{last shipment|}}}|{{!-}}|< | + | {{#if:{{{last order|}}}{{{last shipment|}}}|{{!-}}|<div></div>}} |
{{#if:{{{last order|}}}{{{last shipment|}}}|{{!}} '''End-of-life''' {{!}}{{!}} {{#if:{{{last order|}}}|{{{last order}}} (last order)|}}<br />{{#if:{{{last shipment|}}}|{{{last shipment}}} (last shipment)|}}|}} | {{#if:{{{last order|}}}{{{last shipment|}}}|{{!}} '''End-of-life''' {{!}}{{!}} {{#if:{{{last order|}}}|{{{last order}}} (last order)|}}<br />{{#if:{{{last shipment|}}}|{{{last shipment}}} (last shipment)|}}|}} | ||
|- | |- | ||
| colspan="2" style="text-align: center;" | '''General information''' | | colspan="2" style="text-align: center;" | '''General information''' | ||
− | {{#if:{{{family|}}}|{{!-}}|< | + | {{#if:{{{family|}}}|{{!-}}|<div></div>}} |
{{#if:{{{family|}}}|{{!}} '''Family''' {{!}}{{!}} {{{family}}}[[microprocessor family::{{{family}}}| ]]|}} | {{#if:{{{family|}}}|{{!}} '''Family''' {{!}}{{!}} {{{family}}}[[microprocessor family::{{{family}}}| ]]|}} | ||
− | {{#if:{{{series|}}}|{{!-}}|< | + | {{#if:{{{series|}}}|{{!-}}|<div></div>}} |
{{#if:{{{series|}}}|{{!}} '''Series''' {{!}}{{!}} {{{series}}}[[microprocessor series::{{{series}}}| ]]|}} | {{#if:{{{series|}}}|{{!}} '''Series''' {{!}}{{!}} {{{series}}}[[microprocessor series::{{{series}}}| ]]|}} | ||
− | {{#if:{{{locked|}}}|{{!-}}|< | + | {{#if:{{{locked|}}}|{{!-}}|<div></div>}} |
{{#if:{{{locked|}}}|{{!}} '''Locked''' {{!}}{{!}} {{{locked}}}|}} | {{#if:{{{locked|}}}|{{!}} '''Locked''' {{!}}{{!}} {{{locked}}}|}} | ||
− | {{#if:{{{frequency|}}}|{{!-}}|< | + | {{#if:{{{frequency|}}}|{{!-}}|<div></div>}} |
{{#if:{{{frequency|}}}|{{!}} '''Frequency''' {{!}}{{!}} [[base frequency::{{{frequency}}}]]|}} | {{#if:{{{frequency|}}}|{{!}} '''Frequency''' {{!}}{{!}} [[base frequency::{{{frequency}}}]]|}} | ||
− | {{#if:{{{turbo frequency|}}}|{{!-}}|< | + | {{#if:{{{turbo frequency|}}}|{{!-}}|<div></div>}} |
{{#if:{{{turbo frequency|}}}|{{!}} ''' Turbo frequency''' {{!}}{{!}} {{#if:{{{turbo frequency1|}}}|{{{turbo frequency1}}} (1 core)|}}{{#if:{{{turbo frequency2|}}}|<br />{{{turbo frequency2}}} (2 cores)|}}{{#if:{{{turbo frequency3|}}}|<br />{{{turbo frequency3}}} (3 cores)|}}{{#if:{{{turbo frequency4|}}}|<br />{{{turbo frequency4}}} (4 cores)|}}|}} | {{#if:{{{turbo frequency|}}}|{{!}} ''' Turbo frequency''' {{!}}{{!}} {{#if:{{{turbo frequency1|}}}|{{{turbo frequency1}}} (1 core)|}}{{#if:{{{turbo frequency2|}}}|<br />{{{turbo frequency2}}} (2 cores)|}}{{#if:{{{turbo frequency3|}}}|<br />{{{turbo frequency3}}} (3 cores)|}}{{#if:{{{turbo frequency4|}}}|<br />{{{turbo frequency4}}} (4 cores)|}}|}} | ||
− | {{#if:{{{bus type|}}}|{{!-}}|< | + | {{#if:{{{bus type|}}}|{{!-}}|<div></div>}} |
{{#if:{{{bus type|}}}|{{!}} '''Bus type''' {{!}}{{!}} [[bus type::{{{bus type}}}]]|}} | {{#if:{{{bus type|}}}|{{!}} '''Bus type''' {{!}}{{!}} [[bus type::{{{bus type}}}]]|}} | ||
− | {{#if:{{{bus speed|}}}|{{!-}}|< | + | {{#if:{{{bus speed|}}}|{{!-}}|<div></div>}} |
{{#if:{{{bus speed|}}}|{{!}} '''Bus speed''' {{!}}{{!}} [[base speed::{{{bus speed}}}]]|}} | {{#if:{{{bus speed|}}}|{{!}} '''Bus speed''' {{!}}{{!}} [[base speed::{{{bus speed}}}]]|}} | ||
− | {{#if:{{{clock multiplier|}}}|{{!-}}|< | + | {{#if:{{{clock multiplier|}}}|{{!-}}|<div></div>}} |
{{#if:{{{clock multiplier|}}}|{{!}} '''Clock multiplier''' {{!}}{{!}} [[clock multiplier::{{{clock multiplier}}}]]|}} | {{#if:{{{clock multiplier|}}}|{{!}} '''Clock multiplier''' {{!}}{{!}} [[clock multiplier::{{{clock multiplier}}}]]|}} | ||
− | {{#if:{{{s-spec|}}}|{{!-}}|< | + | {{#if:{{{s-spec|}}}|{{!-}}|<div></div>}} |
{{#if:{{{s-spec|}}}|{{!}} '''S-Spec''' {{!}}{{!}} [[s-spec::{{{s-spec}}}]]|}} | {{#if:{{{s-spec|}}}|{{!}} '''S-Spec''' {{!}}{{!}} [[s-spec::{{{s-spec}}}]]|}} | ||
|- | |- | ||
| colspan="2" style="text-align: center;" | '''Microarchitecture''' | | colspan="2" style="text-align: center;" | '''Microarchitecture''' | ||
− | {{#if:{{{microarch|}}}|{{!-}}|< | + | {{#if:{{{microarch|}}}|{{!-}}|<div></div>}} |
{{#if:{{{microarch|}}}|{{!}} '''Microarchitecture''' {{!}}{{!}} {{{microarch}}}[[microarchitecture::{{{microarch}}}| ]]|}} | {{#if:{{{microarch|}}}|{{!}} '''Microarchitecture''' {{!}}{{!}} {{{microarch}}}[[microarchitecture::{{{microarch}}}| ]]|}} | ||
− | {{#if:{{{platform|}}}|{{!-}}|< | + | {{#if:{{{platform|}}}|{{!-}}|<div></div>}} |
{{#if:{{{platform|}}}|{{!}} '''Platform''' {{!}}{{!}} {{{platform}}}[[platform::{{{platform}}}| ]]|}} | {{#if:{{{platform|}}}|{{!}} '''Platform''' {{!}}{{!}} {{{platform}}}[[platform::{{{platform}}}| ]]|}} | ||
− | {{#if:{{{core name|}}}|{{!-}}|< | + | {{#if:{{{core name|}}}|{{!-}}|<div></div>}} |
{{#if:{{{core name|}}}|{{!}} '''Core name''' {{!}}{{!}} {{{core name}}}[[core name::{{{core name}}}| ]]|}} | {{#if:{{{core name|}}}|{{!}} '''Core name''' {{!}}{{!}} {{{core name}}}[[core name::{{{core name}}}| ]]|}} | ||
− | {{#if:{{{core stepping|}}}|{{!-}}|< | + | {{#if:{{{core stepping|}}}|{{!-}}|<div></div>}} |
{{#if:{{{core stepping|}}}|{{!}} '''Core stepping''' {{!}}{{!}} {{{core stepping}}}[[core stepping::{{{core stepping}}}| ]]|}} | {{#if:{{{core stepping|}}}|{{!}} '''Core stepping''' {{!}}{{!}} {{{core stepping}}}[[core stepping::{{{core stepping}}}| ]]|}} | ||
− | {{#if:{{{process|}}}|{{!-}}|< | + | {{#if:{{{process|}}}|{{!-}}|<div></div>}} |
{{#if:{{{process|}}}|{{!}} '''Process''' {{!}}{{!}} {{{process}}}[[process::{{{process}}}| ]]|}} | {{#if:{{{process|}}}|{{!}} '''Process''' {{!}}{{!}} {{{process}}}[[process::{{{process}}}| ]]|}} | ||
− | {{#if:{{{die size|}}}|{{!-}}|< | + | {{#if:{{{die size|}}}|{{!-}}|<div></div>}} |
{{#if:{{{die size|}}}|{{!}} '''Die size''' {{!}}{{!}} {{{die size}}}|}} | {{#if:{{{die size|}}}|{{!}} '''Die size''' {{!}}{{!}} {{{die size}}}|}} | ||
− | {{#if:{{{word size|}}}|{{!-}}|< | + | {{#if:{{{word size|}}}|{{!-}}|<div></div>}} |
{{#if:{{{word size|}}}|{{!}} '''Word size''' {{!}}{{!}} [[word size::{{{word size}}}]]|}} | {{#if:{{{word size|}}}|{{!}} '''Word size''' {{!}}{{!}} [[word size::{{{word size}}}]]|}} | ||
− | {{#if:{{{core count|}}}|{{!-}}|< | + | {{#if:{{{core count|}}}|{{!-}}|<div></div>}} |
{{#if:{{{core count|}}}|{{!}} '''Core count''' {{!}}{{!}} [[core count::{{{core count}}}]]|}} | {{#if:{{{core count|}}}|{{!}} '''Core count''' {{!}}{{!}} [[core count::{{{core count}}}]]|}} | ||
− | {{#if:{{{thread count|}}}|{{!-}}|< | + | {{#if:{{{thread count|}}}|{{!-}}|<div></div>}} |
{{#if:{{{thread count|}}}|{{!}} '''Thread count''' {{!}}{{!}} [[thread count::{{{thread count}}}]]|}} | {{#if:{{{thread count|}}}|{{!}} '''Thread count''' {{!}}{{!}} [[thread count::{{{thread count}}}]]|}} | ||
− | {{#if:{{{max cpus|}}}|{{!-}}|< | + | {{#if:{{{max cpus|}}}|{{!-}}|<div></div>}} |
{{#if:{{{max cpus|}}}|{{!}} '''Max CPUs''' {{!}}{{!}} {{{max cpus}}}|}} | {{#if:{{{max cpus|}}}|{{!}} '''Max CPUs''' {{!}}{{!}} {{{max cpus}}}|}} | ||
− | {{#if:{{{max cpus|}}}|{{!-}}|< | + | {{#if:{{{max cpus|}}}|{{!-}}|<div></div>}} |
{{#if:{{{max memory|}}}|{{!}} '''Max Memory''' {{!}}{{!}} {{{max memory}}}|}} | {{#if:{{{max memory|}}}|{{!}} '''Max Memory''' {{!}}{{!}} {{{max memory}}}|}} | ||
− | {{#if:{{{electrical|}}}|{{!-}}|< | + | {{#if:{{{electrical|}}}|{{!-}}|<div></div>}} |
{{#if:{{{electrical|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} '''Electrical'''|}} | {{#if:{{{electrical|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} '''Electrical'''|}} | ||
− | {{#if:{{{tdp|}}}|{{!-}}|< | + | {{#if:{{{tdp|}}}|{{!-}}|<div></div>}} |
{{#if:{{{tdp|}}}|{{!}} '''Thermal Design Power''' {{!}}{{!}} [[tdp::{{{tdp}}}]]|}} | {{#if:{{{tdp|}}}|{{!}} '''Thermal Design Power''' {{!}}{{!}} [[tdp::{{{tdp}}}]]|}} | ||
− | {{#if:{{{ctdp down|}}}|{{!-}}|< | + | {{#if:{{{ctdp down|}}}|{{!-}}|<div></div>}} |
{{#if:{{{ctdp down|}}}|{{!}} '''cTDP down''' {{!}}{{!}} [[tdp down::{{{ctdp down}}}]]|}} | {{#if:{{{ctdp down|}}}|{{!}} '''cTDP down''' {{!}}{{!}} [[tdp down::{{{ctdp down}}}]]|}} | ||
− | {{#if:{{{ctdp down frequency|}}}|{{!-}}|< | + | {{#if:{{{ctdp down frequency|}}}|{{!-}}|<div></div>}} |
{{#if:{{{ctdp down frequency|}}}|{{!}} '''cTDP down frequency''' {{!}}{{!}} [[tdp down frequency::{{{ctdp down frequency}}}]]|}} | {{#if:{{{ctdp down frequency|}}}|{{!}} '''cTDP down frequency''' {{!}}{{!}} [[tdp down frequency::{{{ctdp down frequency}}}]]|}} | ||
− | {{#if:{{{ctdp up|}}}|{{!-}}|< | + | {{#if:{{{ctdp up|}}}|{{!-}}|<div></div>}} |
{{#if:{{{ctdp up|}}}|{{!}} '''cTDP up''' {{!}}{{!}} [[tdp up::{{{ctdp up}}}]]|}} | {{#if:{{{ctdp up|}}}|{{!}} '''cTDP up''' {{!}}{{!}} [[tdp up::{{{ctdp up}}}]]|}} | ||
− | {{#if:{{{temp max|}}}|{{!-}}|< | + | {{#if:{{{temp max|}}}|{{!-}}|<div></div>}} |
{{#if:{{{temp max|}}}|{{!}} '''Maximum Op Temp''' {{!}}{{!}} {{{temp max}}}|}} | {{#if:{{{temp max|}}}|{{!}} '''Maximum Op Temp''' {{!}}{{!}} {{{temp max}}}|}} | ||
− | {{#if:{{{temp min|}}}|{{!-}}|< | + | {{#if:{{{temp min|}}}|{{!-}}|<div></div>}} |
{{#if:{{{temp min|}}}|{{!}} '''Minimum Op Temp''' {{!}}{{!}} {{{temp min}}}|}} | {{#if:{{{temp min|}}}|{{!}} '''Minimum Op Temp''' {{!}}{{!}} {{{temp min}}}|}} | ||
− | {{#if:{{{packaging|}}}|{{!-}}|< | + | {{#if:{{{packaging|}}}|{{!-}}|<div></div>}} |
{{#if:{{{packaging|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} '''Packaging'''|}} | {{#if:{{{packaging|}}}|{{!}} style="text-align: center; font-size: 12px;" colspan="2" {{!}} '''Packaging'''|}} | ||
− | {{#if:{{{package|}}}|{{!-}}|< | + | {{#if:{{{package|}}}|{{!-}}|<div></div>}} |
{{#if:{{{package|}}}|{{!}} '''Package''' {{!}}{{!}} {{{package}}} {{#if:{{{package type|}}}|({{{package type}}})|}}|}} | {{#if:{{{package|}}}|{{!}} '''Package''' {{!}}{{!}} {{{package}}} {{#if:{{{package type|}}}|({{{package type}}})|}}|}} | ||
− | {{#if:{{{package pitch|}}}|{{!-}}|< | + | {{#if:{{{package pitch|}}}|{{!-}}|<div></div>}} |
{{#if:{{{package pitch|}}}|{{!}} '''Pitch''' {{!}}{{!}} {{{package pitch}}}|}} | {{#if:{{{package pitch|}}}|{{!}} '''Pitch''' {{!}}{{!}} {{{package pitch}}}|}} | ||
− | {{#if:{{{package size|}}}|{{!-}}|< | + | {{#if:{{{package size|}}}|{{!-}}|<div></div>}} |
{{#if:{{{package size|}}}|{{!}} '''Dimension''' {{!}}{{!}} {{{package size}}}|}} | {{#if:{{{package size|}}}|{{!}} '''Dimension''' {{!}}{{!}} {{{package size}}}|}} | ||
− | {{#if:{{{socket|}}}|{{!-}}|< | + | {{#if:{{{socket|}}}|{{!-}}|<div></div>}} |
{{#if:{{{socket|}}}|{{!}} '''Socket''' {{!}}{{!}} {{{socket}}} {{#if:{{{socket type|}}}|({{{socket type}}})|}}|}} | {{#if:{{{socket|}}}|{{!}} '''Socket''' {{!}}{{!}} {{{socket}}} {{#if:{{{socket type|}}}|({{{socket type}}})|}}|}} | ||
|}[[Category:all microprocessor models]][[full page name::{{FULLPAGENAME}}| ]][[instance of::microprocessor| ]]</includeonly><noinclude>{{documentation}} | |}[[Category:all microprocessor models]][[full page name::{{FULLPAGENAME}}| ]][[instance of::microprocessor| ]]</includeonly><noinclude>{{documentation}} | ||
</noinclude> | </noinclude> |
Revision as of 05:19, 8 January 2016
Code
Please use exact values as they are used for semantic properties. Not all parameters are applicable for all microprocessors.
{{mpu | future = <!-- 'Yes' or LEAVE BLANK --> | name = <!-- title/common mame; e.g. "Intel Core i7-4950HQ --> | no image = <!-- put Yes if image is needed (even if not available atm) --> | image = <!-- actual image to use --> | image size = <!-- image size, LEAVE IT BLANK UNLESS MUST --> | caption = <!-- caption for the image specified --> | designer = <!-- (Property::designer) --> | manufacturer = <!-- this is the 'common' company that's making it, (Property::manufacturer) --> | model number = <!-- model number of the device (Property::model number) --> | part number = | part number 1 = | part number 2 = | part number 3 = | s-spec = <!-- standard s-spec --> | s-spec 2 = | s-spec N = | s-spec qs = <!-- Qualification Sample s-spec --> | s-spec qs 2 = | s-spec qs N = | market = <!-- (Property::market segment) --> | first announced = | first launched = | last order = | last shipment = | release price = | family = <!-- microprocessor family name (Property::microprocessor family) --> | series = <!-- microprocessor series name (Property::microprocessor series) --> | locked = | frequency = | frequency 2 = | frequency N = | turbo frequency = | turbo frequency1 = | turbo frequency2 = | turbo frequency3 = <!-- THOSE ARE INDIVIDUAL CORE FREQUENCIES ONLY --> | turbo frequency4 = | turbo frequency5 = | turbo frequency6 = | turbo frequency7 = | turbo frequency8 = <!-- ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ --> | bus type = <!-- (Property::bus type) --> | bus speed = <!-- (Property::bus speed) --> | bus rate = <!-- (Property::bus rate) --> | bus links = <!-- ?x bus rate --> | clock multiplier = | cpuid = <!-- CPUID --> | cpuid 2 = | isa family = | isa = | microarch = | microarch 2 = <!-- if there is a second one on the chip --> | platform = | chipset = | chipset 2 = | core name = | core family = | core model = | core stepping = | core stepping 2 = | core stepping N = | process = <!-- --> | transistors = <!-- number of transistors --> | technology = <!-- technology (e.g. CMOS, pMOS, nMOS, etc..) --> | die area = <!-- XX mm² --> | die width = | die length = | word size = | core count = | thread count = | max cpus = | max memory = <!-- (Property:max memory) --> | max memory addr = <!-- Max Addressable Memory --> | electrical = <!-- put Yes if electrical info is added --> | power = <!-- power consumption --> | average power = | idle power = | v core = | v core tolerance = <!-- OR ... --> | v core min = | v core max = | v io = | v io tolerance = | v io 2 = <!-- OR ... --> | v io 3 = | sdp = | tdp = | tdp typical = | ctdp down = | ctdp down frequency = | ctdp up = | ctdp up frequency = | temp min = <!-- use TJ/TC whenever possible instead --> | temp max = | tjunc min = <!-- .. °C --> | tjunc max = | tcase min = | tcase max = | tstorage min = | tstorage max = | tambient min = | tambient max = | package module 1 = | package module 2 = <!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE --------------> | packaging = <!-- put Yes if packaging info is added --> | package 0 = | package 0 type = | package 0 pins = | package 0 pitch = | package 0 width = | package 0 length = | package 0 height = | socket 0 = | socket 0 type = | socket 0 2 = | socket 0 2 type = | socket 0 3 = | socket 0 3 type = | package 1 = | package 1 type = | package 1 pins = | package 1 pitch = | package 1 width = | package 1 length = | package 1 height = | socket 1 = | socket 1 type = <!-------- OLD UI BELOW DO NOT USE ON NEW ARTICLES!! --------------> | package = | package type = | package 1 = | package type 1 = | package N = | package type N = <!-- ... --> | package pitch = | package size = | socket = | socket type = | socket 2 = | socket type 2 = | socket N = | socket type N = }}
Blank
{{mpu | future = | name = | no image = | image = | image size = | caption = | designer = | manufacturer = | model number = | part number = | part number 1 = | part number 2 = | part number 3 = | s-spec = | s-spec 2 = | s-spec N = | s-spec es = | s-spec es 2 = | s-spec es N = | s-spec qs = | s-spec qs 2 = | s-spec qs N = | market = | first announced = | first launched = | last order = | last shipment = | release price = | family = | series = | locked = | frequency = | frequency 2 = | frequency N = | turbo frequency = | turbo frequency1 = | turbo frequency2 = | turbo frequency3 = | turbo frequency4 = | turbo frequency5 = | turbo frequency6 = | turbo frequency7 = | turbo frequency8 = | bus type = | bus speed = | bus rate = | clock multiplier = | cpuid = | cpuid 2 = | isa family = | isa = | microarch = | platform = | chipset = | chipset 2 = | core name = | core family = | core model = | core stepping = | core stepping 2 = | core stepping N = | process = | transistors = | technology = | die area = ² | die width = | die length = | word size = | core count = | thread count = | max cpus = | max memory = | max memory addr = | electrical = | power = | average power = | idle power = | v core = | v core tolerance = | v core min = | v core max = | v io = | v io tolerance = | v io 2 = <!-- OR ... --> | v io 3 = | sdp = | tdp = | tdp typical = | ctdp down = | ctdp down frequency = | ctdp up = | ctdp up frequency = | temp min = | temp max = | tjunc min = °C | tjunc max = | tcase min = | tcase max = | tstorage min = | tstorage max = | tambient min = | tambient max = | packaging = | package 0 = | package 0 type = | package 0 pins = | package 0 pitch = | package 0 width = | package 0 length = | package 0 height = | socket 0 = | socket 0 type = | socket 0 2 = | socket 0 2 type = | socket 0 3 = | socket 0 3 type = | package 1 = | package 1 type = | package 1 pins = | package 1 pitch = | package 1 width = | package 1 length = | package 1 height = | socket 1 = | socket 1 type = }}
Example
{{mpu | name = Intel Core i7-4950HQ | image = | image size = | no image = yes | caption = | manufacturer = Intel | model number = i7-4950HQ | part number = CL8064701509700 | market = Mobile | first announced = June 2, 2013 | first launched = June 4, 2013 | last order = May 22, 2015 | last shipment = November 20, 2015 | family = Core i7 | locked = Yes | frequency = 2400 MHz | turbo frequency = yes | turbo frequency1 = 3600 MHz | turbo frequency2 = 3500 MHz | turbo frequency3 = 3400 MHz | turbo frequency4 = 3400 MHz | microarch = Haswell | platform = Shark Bay | core name = Crystal Well | core stepping = C0 | process = 22 nn | die size = | word size = 64 bits | core count = 4 | thread count = 8 | max cpus = 1 | max memory = 32 GB | packaging = Yes | package = FCBGA1364 | package type = FCBGA | package pitch = | package size = 37.5mm x 32mm x 1.65mm | socket = BGA1364 | socket type = BGA }}