Semiconductor & Computer Engineering
m |
|||
| (6 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{Microprocessor | + | {{fairchild title|F9450}}{{Microprocessor |
|name = Fairchild F9450 | |name = Fairchild F9450 | ||
|developer = [[Fairchild]] | |developer = [[Fairchild]] | ||
| Line 12: | Line 12: | ||
|package = 64-pin [[BeO]] | |package = 64-pin [[BeO]] | ||
}} | }} | ||
| − | The '''Fairchild F9450''' is a high-performance 16-bit [[bipolar process|bipolar]] [[microprocessor]] developed by [[Fairchild]] in 1985. The F9450, which implements the [[MIL-STD-1750A]] standard, was designed for both commercial and military applications. | + | The '''Fairchild F9450''' is a high-performance 16-bit [[bipolar process|bipolar]] [[microprocessor]] developed by [[Fairchild]] in 1985. The F9450, which implements the [[MIL-STD-1750A]] standard, was designed for both commercial and military applications. Fairchild also manufactured a radiation-hard version which has been deployed in various spacecrafts. |
== Overview == | == Overview == | ||
| − | The Fairchild F9450 was one of the first chips to implement the [[MIL-STD-1750A]] specification. The chip features real-time processing abilities, two programmable timers, interrupt and fault handler support. The chip has built-in support for both single and extended (32 and 48-bit) floating point operations without the need for a co-processor extension as specified by the standard. | + | The Fairchild F9450 was one of the first chips to implement the [[MIL-STD-1750A]] specification. The chip features real-time processing abilities, two programmable timers, interrupt and fault handler support. The chip has built-in support for both single and extended (32 and 48-bit) floating point operations without the need for a co-processor extension as specified by the standard - unlike many other chips which implement the MIL-STD-1750A standard. |
== Support chips == | == Support chips == | ||
| Line 27: | Line 27: | ||
|- | |- | ||
| F9452 || [[Block Protection Unit]] | | F9452 || [[Block Protection Unit]] | ||
| − | |||
| − | |||
|} | |} | ||
| + | |||
| + | == Simulation/Compilers == | ||
| + | XGC Technology offers a [[C]] and [[C++]] compiler and simulator for the F9450. The Compiler meets the requirements of the [[Wikipedia:European Space Agency|European Space Agency]] for 16-bit spacecraft applications<ref>[http://www.xgc.com/products/gcc-1750/gcc-1750.html GCC-1750]</ref><ref>[http://www.xgc.com/manuals/gcc-1750-gs/x469.html GCC 1750 Simulator Options]</ref> | ||
==References == | ==References == | ||
| Line 43: | Line 44: | ||
[[Category:Fairchild Semiconductor microprocessors]] | [[Category:Fairchild Semiconductor microprocessors]] | ||
[[Category:Microprocessor stubs]] | [[Category:Microprocessor stubs]] | ||
| + | [[Category:MIL-STD-1750A microprocessors]] | ||
Latest revision as of 16:27, 20 December 2015
| ||||||||||||||||||||||||
.svg)
The Fairchild F9450 is a high-performance 16-bit bipolar microprocessor developed by Fairchild in 1985. The F9450, which implements the MIL-STD-1750A standard, was designed for both commercial and military applications. Fairchild also manufactured a radiation-hard version which has been deployed in various spacecrafts.
Overview[edit]
The Fairchild F9450 was one of the first chips to implement the MIL-STD-1750A specification. The chip features real-time processing abilities, two programmable timers, interrupt and fault handler support. The chip has built-in support for both single and extended (32 and 48-bit) floating point operations without the need for a co-processor extension as specified by the standard - unlike many other chips which implement the MIL-STD-1750A standard.
Support chips[edit]
| Model | Description |
|---|---|
| F9451 | Memory Management Unit |
| F9451 | Block Protection Unit |
| F9452 | Block Protection Unit |
Simulation/Compilers[edit]
XGC Technology offers a C and C++ compiler and simulator for the F9450. The Compiler meets the requirements of the European Space Agency for 16-bit spacecraft applications[1][2]