From WikiChip
Difference between revisions of "amd/am186/in80c186-16"
(qikfsyzdaj) |
(del spam) |
||
Line 1: | Line 1: | ||
{{amd title|IN80C186-16}} | {{amd title|IN80C186-16}} | ||
{{chip | {{chip | ||
− | + | | name = IN80C186-16 | |
− | + | | no image = Yes | |
− | |name= | + | | image = |
− | |no image=Yes | + | | image size = |
− | |image= | + | | caption = |
− | + | | designer = | |
− | + | | manufacturer = AMD | |
− | + | | model number = IN80C186-16 | |
− | | | + | | part number = IN80C186-16 |
− | + | | part number 2 = | |
− | |caption= | + | | part number 3 = |
− | |designer= | + | | part number 4 = |
− | + | | market = Embedded | |
− | + | | first announced = | |
− | + | | first launched = | |
− | + | | last order = | |
− | |manufacturer= | + | | last shipment = |
− | + | ||
− | + | | family = Am186 | |
− | + | | series = Am186 | |
− | + | | locked = | |
− | |model number= | + | | frequency = 16 MHz |
− | |part number= | + | | bus type = |
− | |part number 2= | + | | bus speed = 4 MHz |
− | |part number 3= | + | | bus rate = 4 MT/s |
− | |part number 4= | + | |
− | + | | microarch = 80186 | |
− | + | | platform = | |
− | + | | chipset = | |
− | + | | core name = 80186 | |
− | + | | core family = | |
− | + | | core model = | |
− | + | | core stepping = | |
− | + | | process = | |
− | + | | transistors = | |
− | + | | technology = CMOS | |
− | + | | die size = | |
− | + | | word size = 16 bit | |
− | + | | core count = 1 | |
− | + | | max cpus = 1 | |
− | + | | max memory = 1 MiB | |
− | + | | max memory addr = | |
− | + | ||
− | + | ||
− | + | | power = 1 W | |
− | + | | v core = 5 V | |
− | + | | v core tolerance = 5 % | |
− | + | | sdp = | |
− | + | | tdp = | |
− | + | | ctdp down = | |
− | + | | ctdp down frequency = | |
− | + | | ctdp up = | |
− | + | | ctdp up frequency = | |
− | + | | temp min = | |
− | + | | temp max = | |
− | + | | tjunc min = | |
− | |market= | + | | tjunc max = |
− | + | | tcase min = -40 °C | |
− | + | | tcase max = 85 °C | |
− | |first announced= | + | | tstorage min = -65 °C |
− | |first launched= | + | | tstorage max = 150 °C |
− | |last order= | + | |
− | |last shipment= | + | | packaging = Yes |
− | + | | package 0 = PLCC-68 | |
− | + | | package 0 type = PLCC | |
− | + | | package 0 pins = 68 | |
− | + | | package 0 pitch = 1.27 mm | |
− | |family | + | | package 0 width = 23.62 mm |
− | |series= | + | | package 0 length = 25.27 mm |
− | + | | package 0 height = 4.58 mm | |
− | + | | socket 0 = PLCC-68 | |
− | + | | socket 0 type = PLCC | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
− | | | ||
− | |bus type= | ||
− | |bus speed= | ||
− | |||
− | |bus rate= | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |microarch= | ||
− | |||
− | |||
− | |||
− | |platform= | ||
− | |||
− | |chipset | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |core name | ||
− | |core family= | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |core model | ||
− | |||
− | |||
− | |||
− | |||
− | |core stepping | ||
− | |process= | ||
− | |||
− | |||
− | |||
− | |transistors= | ||
− | |technology= | ||
− | |die | ||
− | |||
− | |||
− | |||
− | |||
− | |word size= | ||
− | |core count= | ||
− | | | ||
− | |max memory= | ||
− | |max memory addr= | ||
− | |||
− | |||
− | |||
− | |||
− | |power= | ||
− | |||
− | |||
− | |v core= | ||
− | |||
− | |||
− | |v core | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |sdp= | ||
− | |||
− | |tdp | ||
− | |||
− | |||
− | |||
− | |ctdp down= | ||
− | |ctdp down frequency= | ||
− | |ctdp up= | ||
− | |ctdp up frequency= | ||
− | |temp min= | ||
− | |temp max= | ||
− | |tjunc min= | ||
− | |tjunc max= | ||
− | |tcase min= | ||
− | |tcase max= | ||
− | |tstorage min= | ||
− | |tstorage max= | ||
− | |||
− | | | ||
− | |||
− | |||
− | |package | ||
− | |package | ||
− | |package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |package 0 pitch=1.27 mm | ||
− | |||
− | |||
− | |||
− | |package 0 width=23.62 mm | ||
− | |package 0= | ||
− | |package 0 | ||
− | |socket 0=PLCC-68 | ||
− | |||
− | |socket 0 type=PLCC | ||
}} | }} | ||
'''IN80C186-16''' is an {{intel|80186}}-based microprocessor manufactured by [[AMD]]. This model is a redesigned CMOS version that operated at 16 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes. This model is an industrial version of the {{\\|N80C186-16}}. | '''IN80C186-16''' is an {{intel|80186}}-based microprocessor manufactured by [[AMD]]. This model is a redesigned CMOS version that operated at 16 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes. This model is an industrial version of the {{\\|N80C186-16}}. |
Latest revision as of 10:24, 4 April 2025
Edit Values | |
IN80C186-16 | |
General Info | |
Manufacturer | AMD |
Model Number | IN80C186-16 |
Part Number | IN80C186-16 |
Market | Embedded |
General Specs | |
Family | Am186 |
Series | Am186 |
Frequency | 16 MHz |
Bus speed | 4 MHz |
Bus rate | 4 MT/s |
Microarchitecture | |
Microarchitecture | 80186 |
Core Name | 80186 |
Technology | CMOS |
Word Size | 16 bit |
Cores | 1 |
Max Memory | 1 MiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 1 W |
Vcore | 5 V ± 5 % |
Tcase | -40 °C – 85 °C |
Tstorage | -65 °C – 150 °C |
IN80C186-16 is an 80186-based microprocessor manufactured by AMD. This model is a redesigned CMOS version that operated at 16 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes. This model is an industrial version of the N80C186-16.
Contents
[hide]Cache[edit]
- Main article: 80186 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Industrial temperature range
- 10 new instructions
- Two DMA channels
- Three programmable interrupt timers
- Local Bus Controller
- Object code-compatible with all 86/88 software
- Power saving mode
- DRAM Refresh Control Unit
Documents[edit]
- AMD 80C186 (June 1994), Publication #17907 Rev B
Facts about "IN80C186-16 - AMD"
base frequency | 16 MHz (0.016 GHz, 16,000 kHz) + |
bus rate | 4 MT/s (0.004 GT/s, 4,000 kT/s) + |
bus speed | 4 MHz (0.004 GHz, 4,000 kHz) + |
core count | 1 + |
core name | 80186 + |
core voltage | 5 V (50 dV, 500 cV, 5,000 mV) + |
core voltage tolerance | 5 % + |
family | Am186 + |
full page name | amd/am186/in80c186-16 + |
instance of | microprocessor + |
l1$ size | 0 KiB (0 B, 0 MiB) + |
l2$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | 1900 + |
manufacturer | AMD + |
market segment | Embedded + |
max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
max cpu count | 1 + |
max memory | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB, 9.536743e-7 TiB) + |
max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
microarchitecture | 80186 + |
min case temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
model number | IN80C186-16 + |
name | IN80C186-16 + |
part number | IN80C186-16 + |
power dissipation | 1 W (1,000 mW, 0.00134 hp, 0.001 kW) + |
series | Am186 + |
smp max ways | 1 + |
technology | CMOS + |
word size | 16 bit (2 octets, 4 nibbles) + |