-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Talk:intel/microarchitectures/sunny cove"
(Bot: creating talk page) |
|||
(3 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{talk header}} | {{talk header}} | ||
+ | |||
+ | == FMA on Port 5 == | ||
+ | It seems there is an mistake in the diagram: no FMA on port 5. https://cdrdv2.intel.com/v1/dl/getContent/671488 (Ice Lake client) Also, only one vector port is available for 512-bit vector instructions. |
Latest revision as of 08:10, 21 February 2023
This is the discussion page for the intel/microarchitectures/sunny cove page. |
|
FMA on Port 5[edit]
It seems there is an mistake in the diagram: no FMA on port 5. https://cdrdv2.intel.com/v1/dl/getContent/671488 (Ice Lake client) Also, only one vector port is available for 512-bit vector instructions.