Semiconductor & Computer Engineering
From WikiChip
Information for "pezy/pezy-1"
Basic information
| Display title | PEZY-1 - PEZY |
| Default sort key | pezy/pezy-1 |
| Page length (in bytes) | 2,457 |
| Page ID | 10315 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 2 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | ChipIt (talk | contribs) |
| Date of page creation | 12:30, 6 September 2016 |
| Latest editor | 207.55.13.59 (talk) |
| Date of latest edit | 02:48, 20 October 2018 |
| Total number of edits | 21 |
| Total number of distinct authors | 5 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (15) | Templates used on this page:
|
Facts about "PEZY-1 - PEZY"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | PEZY-1 - PEZY#io + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | No L3$ + |
| l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
| max pcie lanes | 4 + |