From WikiChip
Information for "intrinsity/fastmath/fastmath-1.5"

Basic information

Display titleFastMATH 1.5 GHz - Intrinsity
Default sort keyFastMATH, 1.5
Page length (in bytes)3,240
Page ID9760
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page4
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorAt32Hz (talk | contribs)
Date of page creation15:25, 3 July 2016
Latest editorChippyBot (talk | contribs)
Date of latest edit15:30, 13 December 2017
Total number of edits13
Total number of distinct authors3
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (8)

Templates used on this page:

base frequency1,500 MHz (1.5 GHz, 1,500,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus speed500 MHz (0.5 GHz, 500,000 kHz) +
bus typeRapidIO +
core count1 +
core voltage1 V (10 dV, 100 cV, 1,000 mV) +
designerIntrinsity +
familyFastMATH +
first announced2001 +
first launched2002 +
full page nameintrinsity/fastmath/fastmath-1.5 +
has featureJTAG +
instance ofmicroprocessor +
l1d$ description256 blocks × 16 words/block +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description256 blocks × 16 words/block +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldate2002 +
manufacturerTSMC +
market segmentEmbedded +
max memory1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) +
microarchitectureFashMATH +
model numberFastMATH-1.5 +
nameFastMATH 1.5 GHz +
power dissipation13.5 W (13,500 mW, 0.0181 hp, 0.0135 kW) +
process130 nm (0.13 μm, 1.3e-4 mm) +
technologyDynamic CMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +