Information for "intel/microarchitectures/lakefield"

Basic information

Display title	Lakefield - Microarchitectures - Intel
Default sort key	Lakefield, Intel
Page length (in bytes)	5,414
Page ID	34417
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	1
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Page creator	David (talk \| contribs)
Date of page creation	09:19, 10 May 2019
Latest editor	211.22.182.201 (talk)
Date of latest edit	05:44, 14 August 2021
Total number of edits	9
Total number of distinct authors	2
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Hidden category (1)	This page is a member of 1 hidden category: Category:Articles with empty sections
Transcluded templates (14)	Templates used on this page: Template:Problem Box (edit) Template:\\ (edit) Template:bib (edit) Template:empty section (view source) (protected) Template:intel (view source) (protected) Template:intel title (view source) (protected) Template:link-intel (view source) (protected) Template:link-x86 (view source) (protected) Template:microarchitecture (edit) Template:see also (edit) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Template:x86 (view source) (protected) Module:microarchitecture (view source)

codename	Lakefield +
core count	5 +
designer	Intel +
first launched	2019 +
full page name	intel/microarchitectures/lakefield +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Lakefield +
process	22 nm (0.022 μm, 2.2e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) +