From WikiChip
Information for "intel/microarchitectures/knights landing"
Basic information
| Display title | Knights Landing - Microarchitectures - Intel |
| Default sort key | Knights Landing, Intel |
| Page length (in bytes) | 1,885 |
| Page ID | 27054 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 2 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | Nible (talk | contribs) |
| Date of page creation | 13:28, 25 November 2017 |
| Latest editor | 188.84.129.77 (talk) |
| Date of latest edit | 12:25, 6 August 2018 |
| Total number of edits | 9 |
| Total number of distinct authors | 6 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (11) | Templates used on this page:
|
Facts about "Knights Landing - Microarchitectures - Intel"
| codename | Knights Landing + |
| core count | 64 +, 68 + and 72 + |
| designer | Intel + |
| full page name | intel/microarchitectures/knights landing + |
| instance of | microarchitecture + |
| instruction set architecture | x86-16 +, x86-32 + and x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Knights Landing + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |