From WikiChip
Information for "intel/microarchitectures/chivano"
Basic information
Display title | Chivano - Microarchitectures - Intel |
Default sort key | Chivano, Intel |
Page length (in bytes) | 770 |
Page ID | 17204 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 0 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | At32Hz (talk | contribs) |
Date of page creation | 03:54, 28 March 2017 |
Latest editor | Mys 721tx (talk | contribs) |
Date of latest edit | 18:55, 30 November 2017 |
Total number of edits | 2 |
Total number of distinct authors | 2 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (6) | Templates used on this page:
|
Facts about "Chivano - Microarchitectures - Intel"
codename | Chivano + |
designer | Intel + |
full page name | intel/microarchitectures/chivano + |
instance of | microarchitecture + |
instruction set architecture | IA-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Chivano + |
process | 90 nm (0.09 μm, 9.0e-5 mm) + |