From WikiChip
Information for "intel/microarchitectures/alder lake"

Basic information

Display titleAlder Lake - Microarchitectures - Intel
Default sort keyAlder Lake, Intel
Page length (in bytes)7,705
Page ID29183
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page6
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorChipIt (talk | contribs)
Date of page creation23:41, 5 April 2018
Latest editor95.24.51.101 (talk)
Date of latest edit22:07, 5 March 2025
Total number of edits69
Total number of distinct authors33
Recent number of edits (within past 90 days)1
Recent number of distinct authors1

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (13)

Templates used on this page:

codenameAlder Lake +
core count16 +, 14 +, 10 + and 6 +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
process10 nm (0.01 μm, 1.0e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) +
processing element count8P/8E +, 6P/8E +, 2P/8E +, 6P/0E +, 32 EU iGPU + and 96 EU iGPU +