Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Information for "intel/iris graphics/pro p555"
Basic information
| Display title | intel/iris graphics/pro p555 |
| Default sort key | intel/iris graphics/pro p555 |
| Page length (in bytes) | 3,879 |
| Page ID | 20929 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 1 |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | ChipIt (talk | contribs) |
| Date of page creation | 16:06, 9 July 2017 |
| Latest editor | ChipIt (talk | contribs) |
| Date of latest edit | 16:06, 9 July 2017 |
| Total number of edits | 2 |
| Total number of distinct authors | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Retrieved from "https://en.wikichip.org/wiki/intel/iris_graphics/pro_p555"
Facts about "Iris Pro Graphics P555 - Intel"
| base frequency | 650 MHz (0.65 GHz, 650,000 kHz) + |
| codename | Skylake GT3e + |
| designer | Intel + |
| drivers url | https://downloadcenter.intel.com/product/88357 + |
| execution units | 24 + |
| family | Iris Graphics + |
| first launched | May 31, 2016 + |
| full page name | intel/iris graphics/pro p555 + |
| instance of | integrated graphics processor + |
| ldate | May 31, 2016 + |
| manufacturer | Intel + |
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
| microarchitecture | Gen9 + |
| name | Iris Pro Graphics P555 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |