Semiconductor & Computer Engineering
From WikiChip
Information for "cavium/octeon/cn3110-550bg868-nsp"
Basic information
| Display title | CN3110-550 NSP - Cavium |
| Default sort key | CN3110-550 NSP, Cavium |
| Page length (in bytes) | 4,144 |
| Page ID | 12021 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 6 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | ChipIt (talk | contribs) |
| Date of page creation | 22:51, 8 December 2016 |
| Latest editor | ChippyBot (talk | contribs) |
| Date of latest edit | 15:11, 13 December 2017 |
| Total number of edits | 16 |
| Total number of distinct authors | 2 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (16) | Templates used on this page:
|
Facts about "CN3110-550 NSP - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN3110-550 NSP - Cavium#package + |
| base frequency | 550 MHz (0.55 GHz, 550,000 kHz) + |
| core count | 1 + |
| core name | cnMIPS + |
| designer | Cavium + |
| family | OCTEON + |
| first announced | January 30, 2006 + |
| first launched | May 1, 2006 + |
| full page name | cavium/octeon/cn3110-550bg868-nsp + |
| has ecc memory support | true + |
| has hardware accelerators for cryptography | true + |
| has hardware accelerators for data compression | true + |
| has hardware accelerators for data decompression | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for regular expression | true + |
| has hardware accelerators for tcp packet processing | true + |
| instance of | microprocessor + |
| isa | MIPS64 + |
| isa family | MIPS + |
| l1$ size | 40 KiB (40,960 B, 0.0391 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
| ldate | May 1, 2006 + |
| main image |  + |
| manufacturer | TSMC + |
| market segment | Embedded + |
| max cpu count | 1 + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| max memory bandwidth | 4.97 GiB/s (5,089.28 MiB/s, 5.336 GB/s, 5,336.497 MB/s, 0.00485 TiB/s, 0.00534 TB/s) + and 1.24 GiB/s (1,269.76 MiB/s, 1.331 GB/s, 1,331.44 MB/s, 0.00121 TiB/s, 0.00133 TB/s) + |
| max memory channels | 1 + |
| microarchitecture | cnMIPS + |
| model number | CN3110-550 NSP + |
| name | Cavium CN3110-550 NSP + |
| package | HSBGA-868 + |
| part number | CN3110-550BG868-NSP + |
| power dissipation | 7 W (7,000 mW, 0.00939 hp, 0.007 kW) + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| series | CN3100 + |
| smp max ways | 1 + |
| supported memory type | DDR2-667 + |
| technology | CMOS + |
| thread count | 1 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
