From WikiChip
Information for "amd/microarchitectures/zen 5"
Basic information
| Display title | Zen 5 - Microarchitectures - AMD |
| Default sort key | Zen 5, AMD |
| Page length (in bytes) | 19,224 |
| Page ID | 29269 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | Nible (talk | contribs) |
| Date of page creation | 15:01, 10 April 2018 |
| Latest editor | 95.24.48.183 (talk) |
| Date of latest edit | 04:42, 1 September 2025 |
| Total number of edits | 35 |
| Total number of distinct authors | 22 |
| Recent number of edits (within past 90 days) | 1 |
| Recent number of distinct authors | 1 |
Page properties
| Transcluded templates (21) | Templates used on this page:
|
Facts about "Zen 5 - Microarchitectures - AMD"
| codename | Zen 5 + |
| core count | 192 +, 144 +, 128 +, 48 +, 32 +, 24 +, 6 +, 8 +, 96 +, 64 +, 16 +, 160 +, 20 +, 12 + and 10 + |
| designer | AMD + |
| first launched | 2024 + |
| full page name | amd/microarchitectures/zen 5 + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + and AMD64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Zen 5 + |
| process | 4 nm (0.004 μm, 4.0e-6 mm) + and 3 nm (0.003 μm, 3.0e-6 mm) + |
| processing element count | 12 +, 24 +, 64 +, 20 +, 32 +, 16 +, 128 +, 96 +, 256 +, 384 +, 288 +, 192 +, 40 +, 48 + and 320 + |