From WikiChip
Information for "amd/epyc/9224"
Basic information
Display title | EPYC 9224 - AMD |
Default sort key | EPYC 9224, AMD |
Page length (in bytes) | 4,271 |
Page ID | 36963 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 0 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | QuietRub (talk | contribs) |
Date of page creation | 13:10, 18 March 2023 |
Latest editor | QuietRub (talk | contribs) |
Date of latest edit | 00:48, 2 April 2023 |
Total number of edits | 2 |
Total number of distinct authors | 1 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (20) | Templates used on this page:
|
Facts about "EPYC 9224 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 9224 - AMD#pcie + |
base frequency | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
clock multiplier | 25 + |
core count | 24 + |
core family | 25 + |
core model | 17 + |
core name | Genoa + |
core stepping | B1 + |
cpuid | 0x00A10F11 + |
designer | AMD + |
die count | 5 + |
family | EPYC + |
first launched | November 10, 2022 + |
full page name | amd/epyc/9224 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
ldate | November 10, 2022 + |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 2 + |
max memory | 6,291,456 MiB (6,442,450,944 KiB, 6,597,069,766,656 B, 6,144 GiB, 6 TiB) + |
max memory bandwidth | 429.153 GiB/s (439,453.125 MiB/s, 460.8 GB/s, 460,800 MB/s, 0.419 TiB/s, 0.461 TB/s) + |
max memory channels | 12 + |
max sata ports | 32 + |
max usb ports | 4 + |
microarchitecture | Zen 4 + |
model number | 9224 + |
name | EPYC 9224 + |
package | SP5 + |
part number | 100-100000939 + and 100-100000939WOF + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) + |
release price | $ 1,825.00 (€ 1,642.50, £ 1,478.25, ¥ 188,577.25) + |
release price (tray) | $ 1,825.00 (€ 1,642.50, £ 1,478.25, ¥ 188,577.25) + |
series | 9004 + |
smp max ways | 2 + |
socket | Socket SP5 + |
supported memory type | DDR5-4800 + |
tdp | 200 W (200,000 mW, 0.268 hp, 0.2 kW) + |
tdp up | 240 W (240,000 mW, 0.322 hp, 0.24 kW) + |
technology | CMOS + |
thread count | 48 + |
turbo frequency | 3,650 MHz (3.65 GHz, 3,650,000 kHz) + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |