From WikiChip
Revision history of "amd/epyc/9554"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

  • (cur | prev) 13:40, 18 March 2023‎ QuietRub (talk | contribs)‎ . . (4,279 bytes) (+4,279)‎ . . (Created page with "{{amd title|EPYC 9554}} {{chip |name=EPYC 9554 |no image=Yes |designer=AMD |manufacturer=TSMC |model number=9554 |part number=100-100000790 |part number 2=100-100000790WOF |ma...")
Retrieved from "https://en.wikichip.org/wiki/amd/epyc/9554"
Facts about "EPYC 9554 - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
EPYC 9554 - AMD#pcie +
base frequency3,100 MHz (3.1 GHz, 3,100,000 kHz) +
clock multiplier31 +
core count64 +
core family25 +
core model17 +
core nameGenoa +
core steppingB1 +
cpuid0x00A10F11 +
designerAMD +
die count9 +
familyEPYC +
first launchedNovember 10, 2022 +
full page nameamd/epyc/9554 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd secure encrypted virtualization technologytrue +
has amd secure memory encryption technologytrue +
has amd sensemi technologytrue +
has amd transparent secure memory encryption technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size4,096 KiB (4,194,304 B, 4 MiB) +
l1d$ description8-way set associative +
l1d$ size2,048 KiB (2,097,152 B, 2 MiB) +
l1i$ description8-way set associative +
l1i$ size2,048 KiB (2,097,152 B, 2 MiB) +
l2$ description8-way set associative +
l2$ size64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) +
l3$ description16-way set associative +
l3$ size256 MiB (262,144 KiB, 268,435,456 B, 0.25 GiB) +
ldateNovember 10, 2022 +
manufacturerTSMC +
market segmentServer +
max cpu count2 +
max memory6,291,456 MiB (6,442,450,944 KiB, 6,597,069,766,656 B, 6,144 GiB, 6 TiB) +
max memory bandwidth429.153 GiB/s (439,453.125 MiB/s, 460.8 GB/s, 460,800 MB/s, 0.419 TiB/s, 0.461 TB/s) +
max memory channels12 +
max sata ports32 +
max usb ports4 +
microarchitectureZen 4 +
model number9554 +
nameEPYC 9554 +
packageSP5 +
part number100-100000790 + and 100-100000790WOF +
process5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) +
release price$ 9,087.00 (€ 8,178.30, £ 7,360.47, ¥ 938,959.71) +
release price (tray)$ 9,087.00 (€ 8,178.30, £ 7,360.47, ¥ 938,959.71) +
series9004 +
smp max ways2 +
socketSocket SP5 +
supported memory typeDDR5-4800 +
tdp360 W (360,000 mW, 0.483 hp, 0.36 kW) +
tdp down320 W (320,000 mW, 0.429 hp, 0.32 kW) +
tdp up400 W (400,000 mW, 0.536 hp, 0.4 kW) +
technologyCMOS +
thread count128 +
turbo frequency3,750 MHz (3.75 GHz, 3,750,000 kHz) +
turbo frequency (1 core)3,750 MHz (3.75 GHz, 3,750,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +