Revision history of "amd/duron/dhg0800avs1b"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 15:07, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,950 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 14:42, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,949 bytes) (0)‎ . . (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) (undo)
(cur | prev) 16:27, 30 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,949 bytes) (0)‎ . . (Bot: corrected param) (undo)
(cur | prev) 21:59, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,949 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 01:38, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,976 bytes) (+1)‎ . . (Bot: corrected mem) (undo)
(cur | prev) 00:58, 25 October 2016‎ ChipIt (talk | contribs)‎ . . (3,975 bytes) (+217)‎ . . (+documents) (undo)
(cur | prev) 17:19, 23 October 2016‎ ChipIt (talk | contribs)‎ . . (3,758 bytes) (+3,758)‎ . . (Created page with "{{amd title|Duron 800 (Camaro)}} {{mpu | name = Duron 800 | no image = Yes | image = | image size = | caption =...")

base frequency	800 MHz (0.8 GHz, 800,000 kHz) +
bus rate	200 MT/s (0.2 GT/s, 200,000 kT/s) +
bus speed	100 MHz (0.1 GHz, 100,000 kHz) +
bus type	FSB +
clock multiplier	8 +
core count	1 +
core family	6 +
core model	7 +
core name	Morgan +
core stepping	0 + and 1 +
core voltage	1.4 V (14 dV, 140 cV, 1,400 mV) +
core voltage tolerance	0.1 V +
cpuid	670 +
designer	AMD +
die area	105.68 mm² (0.164 in², 1.057 cm², 105,680,000 µm²) +
family	Duron +
first announced	2001 +
first launched	2001 +
full page name	amd/duron/dhg0800avs1b +
has feature	Halt State + and Sleep State +
has locked clock multiplier	true +
instance of	microprocessor +
io voltage	2.5 V (25 dV, 250 cV, 2,500 mV) +
io voltage tolerance	0.25 V +
l1d$ description	2-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	2-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	16-way set associative +
l2$ size	0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
ldate	2001 +
manufacturer	AMD +
market segment	Mobile +
max case temperature	368.15 K (95 °C, 203 °F, 662.67 °R) +
max cpu count	1 +
max memory	4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
microarchitecture	K7 +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	233.15 K (-40 °C, -40 °F, 419.67 °R) +
model number	Duron 800 +
name	Duron 800 +
part number	DHG0800AVS1B +
process	180 nm (0.18 μm, 1.8e-4 mm) +
series	Duron Mobile +
smp max ways	1 +
tdp	25 W (25,000 mW, 0.0335 hp, 0.025 kW) +
technology	CMOS +
thread count	1 +
transistor count	25,180,000 +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung