-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Revision history of "ambric/am2000/am2035"
Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.
Retrieved from "https://en.wikichip.org/wiki/ambric/am2000/am2035"
Facts about "Am2035 - Ambric"
base frequency | 333 MHz (0.333 GHz, 333,000 kHz) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
clock multiplier | 3.3 + |
core count | 280 + |
designer | Ambric + |
family | Am2000 + |
first announced | October 10, 2006 + |
first launched | January 2007 + |
full page name | ambric/am2000/am2035 + |
has feature | PCIe +, JTAG +, GPIO + and serial flash + |
has locked clock multiplier | false + |
instance of | microprocessor + |
last order | 2012 + |
last shipment | 2012 + |
ldate | January 2007 + |
market segment | Embedded + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
microarchitecture | Ambric + |
model number | Am2035 + |
name | Am2035 + |
part number | Am2035 + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
series | Gen 1 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |