From WikiChip
Editing zhaoxin/microarchitectures/zhangjiang

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{microarchitecture
 
{{microarchitecture
 
|atype=CPU
 
|atype=CPU
−
|name=ZhangJiang
+
|name=WuDaoKou
 
|designer=Zhaoxin
 
|designer=Zhaoxin
 
|manufacturer=TSMC
 
|manufacturer=TSMC
Line 15: Line 15:
 
|renaming=Yes
 
|renaming=Yes
 
|isa=x86-64
 
|isa=x86-64
−
|predecessor=Isaiah II
+
|predecessor=Isaiah
−
|predecessor link=via_technologies/microarchitectures/isaiah ii
+
|predecessor link=via_technologies/microarchitectures/isaiah
 
|successor=WuDaoKou
 
|successor=WuDaoKou
 
|successor link=zhaoxin/microarchitectures/wudaokou
 
|successor link=zhaoxin/microarchitectures/wudaokou
 
}}
 
}}
−
'''ZhangJiang''' is the successor to {{via|Isaiah II|l=arch}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers.
+
'''ZhangJiang''' is the successor to {{via|Isaiah|l=arch}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers.
−
 
 
−
== Brands ==
 
−
{| class="wikitable"
 
−
! Family !! Series !! Description
 
−
|-
 
−
| {{zhaoxin|KaiXian}} || C/C+ (4000) || Desktop, Laptops
 
−
|-
 
−
| {{zhaoxin|Kaisheng}} || C+ (4000) || Storage, Servers
 
−
|}
 
−
 
 
−
== Process Technology ==
 
−
ZhangJiang is manufactured on [[HLMC]]'s [[28 nm process]].
 
−
 
 
−
== Architecture ==
 
−
It is believed that this architecture is largely based on VIA's {{via|Isaiah II|l=arch}}.
 
−
=== Key changes from {{via|Isaiah II|l=arch}} ===
 
−
* {{via|Advanced Cryptography Engine}}
 
−
** Support for Chinese Hash Algorithms [[SM3]] and [[SM4]]
 
−
{{expand list}}
 
−
 
 
−
==== New instructions ====
 
−
ZhangJiang introduced a number of {{x86|extensions|new instructions}}:
 
−
 
 
−
* {{x86|SM3|<code>SM3</code>}} - [[Hardware acceleration]] for SM3 hashing operations
 
−
* {{x86|SM4|<code>SM4</code>}} - Hardware acceleration for SM4 hashing operations
 
−
 
 
−
== Die ==
 
−
* TSMC's [[28 nm process]]
 
−
* 300,000,000 transistors
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/zhaoxin/microarchitectures/zhangjiang"
Facts about "ZhangJiang - Microarchitectures - Zhaoxin"
RDF feed
codenameZhangJiang +
core count2 +, 4 + and 8 +
designerZhaoxin +
first launched2015 +
full page namezhaoxin/microarchitectures/zhangjiang +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameZhangJiang +
process28 nm (0.028 μm, 2.8e-5 mm) +