From WikiChip
Editing zhaoxin/microarchitectures/wudaokou

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 5: Line 5:
 
|designer=Zhaoxin
 
|designer=Zhaoxin
 
|manufacturer=HLMC
 
|manufacturer=HLMC
|manufacturer 2=SMIC
 
 
|introduction=December 28, 2017
 
|introduction=December 28, 2017
 
|process=28 nm
 
|process=28 nm
Line 15: Line 14:
 
|speculative=Yes
 
|speculative=Yes
 
|renaming=Yes
 
|renaming=Yes
|stages=18
 
 
|isa=x86-64
 
|isa=x86-64
|feature=SM3
 
|feature 2=SM4
 
|extension=MMX
 
|extension 2=SSE
 
|extension 3=SSE2
 
|extension 4=SSE3
 
|extension 5=SSSE3
 
|extension 6=SSE4.1
 
|extension 7=SSE4.2
 
|extension 8=AVX
 
|extension 9=AVX2
 
|extension 10=AES
 
|extension 11=RDRND
 
|extension 12=BMI
 
|extension 13=BMI2
 
|extension 14=TXT
 
|extension 15=RDSEED
 
|l1i=32 KiB
 
|l1i per=core
 
|l1i desc=8-way set associative
 
|l1d=32 KiB
 
|l1d per=core
 
|l1d desc=8-way set associative
 
|l2=4 MiB
 
|l2 per=cluster
 
|l2 desc=8-way set associative
 
 
|predecessor=Zhangjiang
 
|predecessor=Zhangjiang
 
|predecessor link=zhaoxin/microarchitectures/zhangjiang
 
|predecessor link=zhaoxin/microarchitectures/zhangjiang
Line 49: Line 21:
 
}}
 
}}
 
'''WuDaoKou''' is the successor to {{\\|Zhangjiang}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers.
 
'''WuDaoKou''' is the successor to {{\\|Zhangjiang}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers.
 
== Etymology ==
 
WuDaoKou is named after the [[wikipedia:Wudaokou Station|Wudaokou Station]] of the Beijing Subway in China.
 
  
 
== Brands ==
 
== Brands ==
Line 71: Line 40:
 
== Release Dates ==
 
== Release Dates ==
 
[[File:zhaoxin roadmap (2017).png|right|400px]]
 
[[File:zhaoxin roadmap (2017).png|right|400px]]
Development for WuDaoKou started in August 2013. The basic architecture design was completed by June 2014 with basic design done in July 2015. WuDaoKou hardware implementation was completed in April 2016 and [[taped out]] in August 2016. Final verification was done in October 2016 and mass production started in October 2017. The KX-5000 (formerly ZX-D) was announced at Semicon China 2017. The architecture and SKUs were officially unveiled at a conference on December 28, 2017.
+
Development for WuDaoKou started in August 2013. The basic architecture design was completed by June 2014 with basic designed done in July 2015. WuDaoKou logic design was completed in April 2016 and [[taped out]] in August 2016. Final verification was done in October 2016 and mass production started in October 2017. The architecture and SKUs were officially unveiled at a conference on December 28, 2018.
  
 
[[File:wudaokou timeline.png|500px]]
 
[[File:wudaokou timeline.png|500px]]
 
WuDaoKou is said to be a result of 9,000 engineering months. Development data exceeded 200 TB with 4,000 cores being used for simulations with ten hardware emulators used for verification simulating a total of 150 billion instructions testing more than 300 different kinds of software, testing the CPU, GPU, memory controller, and bus.
 
  
 
{{clear}}
 
{{clear}}
Line 98: Line 65:
 
*** DirectX 11.1
 
*** DirectX 11.1
 
*** Up to 3 displays
 
*** Up to 3 displays
**** DP (1.2a) / eDP (1.3) / HDMI (1.4b) / VGA
+
**** DP / eDP / HDMI / VGA
 
* Core
 
* Core
** Improved OoOE algorithm
 
 
** Pipeline was reduced by 5 stages
 
** Pipeline was reduced by 5 stages
 
** Execution engines were re-balanced
 
** Execution engines were re-balanced
Line 116: Line 82:
  
 
=== Block Diagram ===
 
=== Block Diagram ===
:[[File:wudaokou soc block diagram.svg|550px]]
+
{{empty section}}
  
 
=== Memory Hierarchy ===
 
=== Memory Hierarchy ===
Line 127: Line 93:
 
*** Per core
 
*** Per core
 
** L2 Cache
 
** L2 Cache
*** 4/8 MiB, 16/32-way set associative
+
*** 4 MiB, 32-way set associative
 
*** Per quad-core cluster
 
*** Per quad-core cluster
 
* System DRAM
 
* System DRAM
 
** 2 Channels
 
** 2 Channels
 
** DDR4, Up to 2400 MT/s
 
** DDR4, Up to 2400 MT/s
 
== Overview ==
 
[[File:wudaokou overview.svg|right|350px]]
 
WuDaoKou is largely a brand new architecture designed by Zhaoxin. This is a departure from earlier microarchitectures such as {{\\|ZhangJiang}} which were a lightly modified version of [[VIA Technologies]] ([[Centaur Technology|Centaur]]) architecture. WuDaoKou is a new and complete [[SoC]] design. Whereas prior processors had separate [[dies]] connected together over the legacy [[front-side bus]], the new design is a single-die [[system-on-a-chip]] design that features [[8 cores|8]] integrated [[x86]] cores consisting of two clusters of four cores each connected over a new point-to-point crossbar, improving the internal bandwidth and latency considerably. The new chip also integrated the memory controller and the rest of the [[north-bridge]] on-die as well which further improved latency, bandwidth, and performance. The new chip also has an [[integrated graphics processor]] supporting 4K resolution and up to three screens via an array of display ports.
 
 
Overall, [[Zhaoxin]] has reported the new microarchitecture to have 25% improvement in [[IPC]], 140% improvement in multi-core workloads, and 120% higher memory access bandwidth.
 
 
=== Uncore ===
 
WuDaoKou features a new point-to-point high-speed interconnect [[crossbar]] which replaces the [[front-side bus]] from prior architectures. The new crossbar reduces the latency and provides facilities for control flow and cache coherency. Going through the crossbar is also the newly integrated graphics processor as well the memory controller. The new memory controller now supports up to dual-channel [[DDR4]] with data rates of up to 2400 MT/s (although current SKUs only seem to support up to 2133 MT/s). [[Zhaoxin]] has stated that this is the first domestic CPU to have a dual-channel DDR4 memory controller.
 
 
== Core ==
 
=== Pipeline ===
 
WuDaoKou features an 18-stage pipeline with a 15 cycle misprediction penalty.
 
:[[File:wudaokou pipeline.svg|800px]]
 
 
== Graphics ==
 
The exact architecture of the [[GPU]] has not been disclosed but there is some evidence that suggest they may be using a [[S3 Graphics]] IP (originally owned by [[VIA Technologies]] as well but has since been purchased by HTC.) The GPU supports up to three displays using [[HDMI]] 1.4b, [[DisplayPort]] 1.2a, [[Embedded DisplayPort]] 1.3, and [[VGA]]. The GPU supports DirectX 11.1 and up to [[4K]] resolution.
 
  
 
== Sockets/Platform ==
 
== Sockets/Platform ==
Line 170: Line 119:
  
 
== Die ==
 
== Die ==
[[File:wudaokou floorplan at conference.png|right|250px]]
 
 
=== Core module ===
 
: [[File:wudaokou core.png|500px]]
 
 
 
: [[File:wudaokou core (annotated).png|500px]]
 
 
=== Octa-core die ===
 
 
* [[HLMC]] [[28 nm process]]
 
* [[HLMC]] [[28 nm process]]
 
*  187 mm² die size
 
*  187 mm² die size
 
* 2,100,000,000 transistors
 
* 2,100,000,000 transistors
 
: [[File:wudaokou die shot.png|class=wikichip_ogimage|650px]]
 
 
 
: [[File:wudaokou die shot (annotated).png|650px]]
 
  
 
== All WuDaoKou Processors ==
 
== All WuDaoKou Processors ==
Line 219: Line 154:
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
 
== Documents ==
 
* [[:File:wudaokou.pdf|WuDaoKou]]
 
  
 
== References ==
 
== References ==
 
* Information was obtained directly from Zhaoxin
 
* Information was obtained directly from Zhaoxin
 
* [https://fuse.wikichip.org/news/733/zhaoxin-launches-their-highest-performance-chinese-x86-chips/ Zhaoxin launches their highest-performance Chinese x86 chips]
 
* [https://fuse.wikichip.org/news/733/zhaoxin-launches-their-highest-performance-chinese-x86-chips/ Zhaoxin launches their highest-performance Chinese x86 chips]

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
codenameWuDaoKou +
core count2 +, 4 + and 8 +
designerZhaoxin +
first launchedDecember 28, 2017 +
full page namezhaoxin/microarchitectures/wudaokou +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerHLMC + and SMIC +
microarchitecture typeCPU +
nameWuDaoKou +
pipeline stages18 +
process28 nm (0.028 μm, 2.8e-5 mm) +