From WikiChip
Editing zhaoxin/microarchitectures/lujiazui
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 41: | Line 41: | ||
* [[16 nm|16 nm FinFET]] (from [[28 nm]]) | * [[16 nm|16 nm FinFET]] (from [[28 nm]]) | ||
* 1.5x performance ([[SPEC CPU2006]] Int) | * 1.5x performance ([[SPEC CPU2006]] Int) | ||
− | * Higher clock speed | + | * Higher clock speed |
* Improved memory controller | * Improved memory controller | ||
** Support for up to 3200 MT/s (from 2400 MT/s) | ** Support for up to 3200 MT/s (from 2400 MT/s) | ||
− | |||
− | |||
− | |||
− | |||
{{expand list}} | {{expand list}} | ||
Facts about "LuJiaZui - Microarchitectures - Zhaoxin"
codename | LuJiaZui + |
core count | 2 +, 4 + and 8 + |
designer | Zhaoxin + |
first launched | 2019 + |
full page name | zhaoxin/microarchitectures/lujiazui + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | LuJiaZui + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |