From WikiChip
Editing xiaomi/surge/s1

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{xiaomi title|Surge S1}}
 
{{xiaomi title|Surge S1}}
{{chip
+
{{mpu
 
| future              = Yes
 
| future              = Yes
 
| name                = Xiaomi Surge S1
 
| name                = Xiaomi Surge S1
Line 12: Line 12:
 
| model number        = S1
 
| model number        = S1
 
| part number        =  
 
| part number        =  
 +
| part number 1      =
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
| part number 4      =
 
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = February 28, 2017
 
| first announced    = February 28, 2017
Line 94: Line 94:
 
}}
 
}}
 
[[File:surge s1 dev roadmap.jpg|thumb|right]]
 
[[File:surge s1 dev roadmap.jpg|thumb|right]]
[[File:surge s1 block.jpg|400px|right]]
+
'''Surge S1''' is a {{arch|64}} [[octa-core]] performance [[ARM]] system-on-chip designed by [[Xiaomi]] and introduced in early [[2017]]. This chip incorporates 8 {{armh|Cortex-A53}} cores in a {{armh|big.LITTLE}} configuration with four cores operating at up to 2.2 GHz with the other four set of cores operating at 1.4 GHz. This processor is fabricated on TSMC's [[28 nm process|28 nm HPC+ process]] and incorporates a {{armh|Mali-T860}} [[IGP]].
'''Surge S1''' is a {{arch|64}} [[octa-core]] performance [[ARM]] system-on-chip designed by [[Xiaomi]] and introduced in early [[2017]]. This chip incorporates 8 {{armh|Cortex-A53}} cores in a {{armh|big.LITTLE}} configuration with four cores operating at up to 2.2 GHz with the other four set of cores operating at 1.4 GHz. This processor is fabricated on TSMC's [[28 nm process|28 nm HPC+ process]] and incorporates a {{armh|Mali-T860}} MP4 [[IGP]]. The S1 is Xiaomi's first generation in-house developed system-on-chip.
 
  
  
 
{{unknown features}}
 
{{unknown features}}
 
 
== Memory controller ==
 
{{memory controller
 
|type=LPDDR3-1866
 
|ecc=No
 
|controllers=1
 
|channels=2
 
|width=32 bit
 
|max bandwidth=13.91 GiB/s
 
|bandwidth schan=6.95
 
|bandwidth dchan=13.91 GiB/s
 
}}
 
  
 
== Graphics ==
 
== Graphics ==
Line 125: Line 111:
 
| output dsi          = Yes
 
| output dsi          = Yes
  
| max res dsi        = 2560×1600
+
| max res dsi        =  
  
 
| direct3d ver        = 11.2
 
| direct3d ver        = 11.2
Line 135: Line 121:
 
}}
 
}}
  
== Image ==
+
== Utilizing devices ==
* AFBC + ASTC
+
* [[used by::Xiaomi Mi 5C]]
* 14-bit dual ISP
 
  
== Video ==
 
* Video capturing  4K@30fps, 1080p@120fps, 720p@240/fps
 
* H.265/HEVC (Main profile)
 
* H.264 (Baseline/Main/High profile)
 
* MPEG4 (Simple profile/ASP),
 
* VC-1(Simple/Main/Advanced profile)
 
 
== Utilizing devices ==
 
* [[used by::Xiaomi Mi 5C, Cubepilot HereLink]]
 
 
{{expand list}}
 
{{expand list}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Surge S1 - Xiaomi"
base frequency1,400 MHz (1.4 GHz, 1,400,000 kHz) + and 2,200 MHz (2.2 GHz, 2,200,000 kHz) +
bus typeAXI +
core count8 +
core nameCortex-A53 +
designerXiaomi + and ARM Holdings +
familySurge +
first announcedFebruary 28, 2017 +
full page namexiaomi/surge/s1 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuMali-T860 +
integrated gpu base frequency800 MHz (0.8 GHz, 800,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units4 +
isaARMv8 +
isa familyARM +
ldate3000 +
manufacturerTSMC +
market segmentMobile +
max memory bandwidth13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) +
max memory channels2 +
microarchitectureCortex-A53 +
model numberS1 +
nameXiaomi Surge S1 +
process28 nm (0.028 μm, 2.8e-5 mm) +
supported memory typeLPDDR3-1866 +
technologyCMOS +
thread count8 +
used byXiaomi Mi 5C, Cubepilot HereLink +