From WikiChip
Editing xiaomi/surge/s1
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{xiaomi title|Surge S1}} | {{xiaomi title|Surge S1}} | ||
− | {{ | + | {{mpu |
| future = Yes | | future = Yes | ||
| name = Xiaomi Surge S1 | | name = Xiaomi Surge S1 | ||
Line 12: | Line 12: | ||
| model number = S1 | | model number = S1 | ||
| part number = | | part number = | ||
+ | | part number 1 = | ||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | |||
| market = Mobile | | market = Mobile | ||
| first announced = February 28, 2017 | | first announced = February 28, 2017 | ||
Line 93: | Line 93: | ||
| socket 0 type = | | socket 0 type = | ||
}} | }} | ||
− | + | '''Surge S1''' is a {{arch|64}} [[octa-core]] performance [[ARM]] system-on-chip designed by [[Xiaomi]] and introduced in early [[2017]]. This chip incorporates 8 {{armh|Cortex-A53}} cores in a {{armh|big.LITTLE}} configuration with four cores operating at up to 2.2 GHz with the other four set of cores operating at 1.4 GHz. This processor is fabricated on TSMC's [[28 nm process|28 nm HPC+ process]] and incorporates a {{armh|Mali-T860}} [[IGP]]. | |
− | |||
− | '''Surge S1''' is a {{arch|64}} [[octa-core]] performance [[ARM]] system-on-chip designed by [[Xiaomi]] and introduced in early [[2017]]. This chip incorporates 8 {{armh|Cortex-A53}} cores in a {{armh|big.LITTLE}} configuration with four cores operating at up to 2.2 GHz with the other four set of cores operating at 1.4 GHz. This processor is fabricated on TSMC's [[28 nm process|28 nm HPC+ process]] and incorporates a {{armh|Mali-T860}} | ||
{{unknown features}} | {{unknown features}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Graphics == | == Graphics == | ||
Line 125: | Line 110: | ||
| output dsi = Yes | | output dsi = Yes | ||
− | | max res dsi = | + | | max res dsi = |
| direct3d ver = 11.2 | | direct3d ver = 11.2 | ||
Line 135: | Line 120: | ||
}} | }} | ||
− | == | + | == Utilizing devices == |
− | * | + | * [[used by::Xiaomi Mi 5C]] |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
{{expand list}} | {{expand list}} |
Facts about "Surge S1 - Xiaomi"
base frequency | 1,400 MHz (1.4 GHz, 1,400,000 kHz) + and 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus type | AXI + |
core count | 8 + |
core name | Cortex-A53 + |
designer | Xiaomi + and ARM Holdings + |
family | Surge + |
first announced | February 28, 2017 + |
full page name | xiaomi/surge/s1 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | Mali-T860 + |
integrated gpu base frequency | 800 MHz (0.8 GHz, 800,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 4 + |
isa | ARMv8 + |
isa family | ARM + |
ldate | 3000 + |
manufacturer | TSMC + |
market segment | Mobile + |
max memory bandwidth | 13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) + |
max memory channels | 2 + |
microarchitecture | Cortex-A53 + |
model number | S1 + |
name | Xiaomi Surge S1 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
supported memory type | LPDDR3-1866 + |
technology | CMOS + |
thread count | 8 + |
used by | Xiaomi Mi 5C, Cubepilot HereLink + |