From WikiChip
Editing samsung/microarchitectures/m2
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | {{samsung title| | + | {{samsung title|Mongoose 2 (M2)|arch}} |
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
Line 12: | Line 12: | ||
|speculative=Yes | |speculative=Yes | ||
|renaming=Yes | |renaming=Yes | ||
− | |||
|decode=4-way | |decode=4-way | ||
|isa=ARMv8 | |isa=ARMv8 | ||
Line 29: | Line 28: | ||
|successor link=samsung/microarchitectures/m3 | |successor link=samsung/microarchitectures/m3 | ||
}} | }} | ||
− | ''' | + | '''Mongoose 2''' ('''M2''') is an [[ARM]] microarchitecture designed by [[Samsung]] for their consumer electronics serving as a successor to the {{\\|Mongoose 1}}. |
== Process Technology == | == Process Technology == | ||
Line 39: | Line 38: | ||
! Compiler !! Arch-Specific || Arch-Favorable | ! Compiler !! Arch-Specific || Arch-Favorable | ||
|- | |- | ||
− | | [[GCC]] || <code>-mcpu=exynos- | + | | [[GCC]] || <code>-mcpu=exynos-m2</code> || <code>-mtune=exynos-m2</code> |
|- | |- | ||
| [[LLVM]] || <code>-mcpu=exynos-m2</code> || <code>-mtune=exynos-m2</code> | | [[LLVM]] || <code>-mcpu=exynos-m2</code> || <code>-mtune=exynos-m2</code> | ||
Line 46: | Line 45: | ||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Mongoose 1}} === | === Key changes from {{\\|Mongoose 1}} === | ||
− | * [[10 nm|10nm | + | * [[10 nm|10nm 10LPE process]] (from [[14 nm]]) |
− | |||
{{expand list}} | {{expand list}} | ||
Line 57: | Line 55: | ||
==== Individual Core ==== | ==== Individual Core ==== | ||
− | [[File:mongoose | + | <small>(Core identical to {{\\|Mongoose 1}})</small> |
+ | |||
+ | [[File:mongoose 1 block diagram.svg|900px]] | ||
=== Memory Hierarchy === | === Memory Hierarchy === | ||
Line 80: | Line 80: | ||
*** 16 B/cycle/CPU bandwidth | *** 16 B/cycle/CPU bandwidth | ||
− | + | Mongoose 1 TLB consists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB). | |
* TLBs | * TLBs | ||
Line 95: | Line 95: | ||
** 64-entry µBTB | ** 64-entry µBTB | ||
** 64-entry return stack | ** 64-entry return stack | ||
− | |||
== Core == | == Core == | ||
− | The M2 core | + | The M2 core appears to be fairly identical to the {{\\|Mongoose 1|M1}}. |
== All M2 Processors == | == All M2 Processors == |
Facts about "Exynos M2 - Microarchitectures - Samsung"
codename | Mongoose 2 + |
core count | 4 + |
designer | Samsung + |
first launched | February 23, 2017 + |
full page name | samsung/microarchitectures/m2 + |
instance of | microarchitecture + |
instruction set architecture | ARMv8 + |
manufacturer | Samsung + |
microarchitecture type | CPU + |
name | Mongoose 2 + |
phase-out | 2018 + |
pipeline stages | 14 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |