From WikiChip
Editing samsung/exynos/9820
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 13: | Line 13: | ||
|family=Exynos | |family=Exynos | ||
|series=Exynos 9 | |series=Exynos 9 | ||
− | |||
− | |||
− | |||
|isa=ARMv8.2 | |isa=ARMv8.2 | ||
|isa family=ARM | |isa family=ARM | ||
− | |microarch= | + | |isa 2=ARMv8.0 |
+ | |isa 2 family=ARM | ||
+ | |microarch=Mongoose M4 | ||
|microarch 2=Cortex-A75 | |microarch 2=Cortex-A75 | ||
|microarch 3=Cortex-A55 | |microarch 3=Cortex-A55 | ||
− | |core name= | + | |core name=Mongoose M4 |
|core name 2=Cortex-A75 | |core name 2=Cortex-A75 | ||
|core name 3=Cortex-A55 | |core name 3=Cortex-A55 | ||
|process=8 nm | |process=8 nm | ||
|technology=CMOS | |technology=CMOS | ||
− | |||
|word size=64 bit | |word size=64 bit | ||
|core count=8 | |core count=8 | ||
|thread count=8 | |thread count=8 | ||
− | |||
|max cpus=1 | |max cpus=1 | ||
|predecessor=Exynos 9810 | |predecessor=Exynos 9810 | ||
|predecessor link=samsung/exynos/9810 | |predecessor link=samsung/exynos/9810 | ||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | '''Exynos 9820''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in early [[2019]]. The processor is fabricated on Samsung's [[8 nm process|8nm]] | + | '''Exynos 9820''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in early [[2019]]. The processor is fabricated on Samsung's [[8 nm process|8nm]] LPP (Low Power Plus) FinFET process and features [[8 cores]] in a tri-cluster configuration consisting of 2 {{samsung|Mongoose M4|l=arch}} [[big cores]] and 2 {{armh|Cortex-A75|l=arch}} [[middle cores]] and 4 Cortex-A55 [[little cores]]. This chip supports up to 11.6 GiB of quad-channel 16-bit LPDDR4X-3600 memory and incorporates a {{armh|Mali-G76}} MP12 GPU. The 9820 incorporates an LTE modem supporting cat 20 download and upload. |
+ | |||
+ | |||
+ | {{unknown features}} | ||
== Cache == | == Cache == | ||
− | {{main|samsung/microarchitectures/m4#Memory_Hierarchy|arm_holdings/microarchitectures/cortex-a76#Memory_Hierarchy|l1=Mongoose | + | {{main|samsung/microarchitectures/m4#Memory_Hierarchy|arm_holdings/microarchitectures/cortex-a76#Memory_Hierarchy|l1=Mongoose M4 § Cache||l2=Cortex-A76 § Cache}} |
− | For the {{samsung|Mongoose | + | For the {{samsung|Mongoose M4|l=arch}} core cluster: |
{{cache size | {{cache size | ||
− | |l1 cache= | + | |l1 cache= |
− | |l1i cache= | + | |l1i cache= |
− | |l1i break= | + | |l1i break= |
− | |l1i desc= | + | |l1i desc= |
− | |l1d cache= | + | |l1d cache= |
− | |l1d break= | + | |l1d break= |
− | |l1d desc= | + | |l1d desc= |
− | |l2 cache= | + | |l2 cache= |
− | |l2 break= | + | |l2 break= |
− | |l2 desc= | + | |l2 desc= |
− | |l3 cache= | + | |l3 cache= |
− | |l3 break= | + | |l3 break= |
}} | }} | ||
Line 63: | Line 59: | ||
{{cache size | {{cache size | ||
− | |l1 cache= | + | |l1 cache= |
− | |l1i cache= | + | |l1i cache= |
− | |l1i break= | + | |l1i break= |
− | |l1i desc= | + | |l1i desc= |
− | |l1d cache= | + | |l1d cache= |
− | |l1d break= | + | |l1d break= |
− | |l1d desc= | + | |l1d desc= |
− | |l2 cache= | + | |l2 cache= |
− | |l2 break= | + | |l2 break= |
− | |l2 desc= | + | |l2 desc= |
}} | }} | ||
Line 95: | Line 91: | ||
|type=LPDDR4X-3600 | |type=LPDDR4X-3600 | ||
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=11.6 GiB |
|controllers=4 | |controllers=4 | ||
|channels=4 | |channels=4 | ||
|width=16 bit | |width=16 bit | ||
− | |||
|frequency=1800 MHz | |frequency=1800 MHz | ||
− | |bandwidth schan= | + | |bandwidth schan= |
− | |bandwidth dchan= | + | |bandwidth dchan= |
− | |||
}} | }} | ||
Line 114: | Line 108: | ||
| max displays = 2 | | max displays = 2 | ||
| max memory = | | max memory = | ||
− | | | + | | frequency = 600 MHz |
− | | max frequency = | + | | max frequency = |
| output crt = | | output crt = | ||
Line 121: | Line 115: | ||
| output dsi = Yes | | output dsi = Yes | ||
| output edp = | | output edp = | ||
− | | output dp = | + | | output dp = |
| output hdmi = | | output hdmi = | ||
| output vga = | | output vga = | ||
Line 130: | Line 124: | ||
| opengl es ver = 3.2 | | opengl es ver = 3.2 | ||
| openvg ver = 1.1 | | openvg ver = 1.1 | ||
− | | opencl ver = 2 | + | | opencl ver = 2 |
− | | vulkan ver = 1. | + | | vulkan ver = 1.0 |
| hdmi ver = | | hdmi ver = | ||
| dp ver = | | dp ver = | ||
Line 159: | Line 153: | ||
All at 4K UHD 150fps. | All at 4K UHD 150fps. | ||
− | |||
− | |||
− | |||
== Wireless == | == Wireless == | ||
Line 194: | Line 185: | ||
== ISP == | == ISP == | ||
− | * | + | * 24MP Rear |
− | * | + | * 24MP Front |
* 16MP+16MP Dual | * 16MP+16MP Dual | ||
Line 229: | Line 220: | ||
== Utilizing devices == | == Utilizing devices == | ||
* [[used by::Samsung Galaxy S10]] | * [[used by::Samsung Galaxy S10]] | ||
− | + | {{expand list}} | |
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Exynos 9820 - Samsung"
core count | 8 + |
core name | Cortex-A75 +, Cortex-A55 + and Cheetah + |
designer | Samsung + and ARM Holdings + |
die area | 127 mm² (0.197 in², 1.27 cm², 127,000,000 µm²) + |
family | Exynos + |
first announced | November 14, 2018 + |
first launched | January 2019 + |
full page name | samsung/exynos/9820 + |
has 4g support | true + |
has ecc memory support | false + |
has lte advanced support | true + |
instance of | microprocessor + |
integrated gpu | Mali-G76 + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 702 MHz (0.702 GHz, 702,000 KHz) + |
isa | ARMv8.2 + |
isa family | ARM + |
l1$ size | 192 KiB (196,608 B, 0.188 MiB) + and 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + and 16-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + and 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + and 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + and 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | January 2019 + |
main image | + |
manufacturer | Samsung + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 12,288 MiB (12,582,912 KiB, 12,884,901,888 B, 12 GiB, 0.0117 TiB) + |
max memory bandwidth | 26.82 GiB/s (27,463.68 MiB/s, 28.798 GB/s, 28,797.756 MB/s, 0.0262 TiB/s, 0.0288 TB/s) + |
max memory channels | 4 + |
microarchitecture | Cortex-A75 +, Cortex-A55 + and Exynos M4 + |
model number | 9820 + |
name | Exynos 9820 + |
process | 8 nm (0.008 μm, 8.0e-6 mm) + |
series | Exynos 9 + |
smp max ways | 1 + |
supported memory type | LPDDR4X-3600 + |
technology | CMOS + |
thread count | 8 + |
used by | Samsung Galaxy S10 +, Samsung Galaxy S10+ +, Samsung Galaxy S10e + and Samsung Galaxy S10 5G + |
user equipment category downlink | 20 + |
user equipment category uplink | 20 + |
word size | 64 bit (8 octets, 16 nibbles) + |