From WikiChip
Editing princeton/piton
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{princeton title|Piton}} | {{princeton title|Piton}} | ||
− | {{ | + | {{mpu |
| name = Piton | | name = Piton | ||
| no image = | | no image = | ||
Line 47: | Line 47: | ||
| max memory addr = | | max memory addr = | ||
− | + | | electrical = Yes | |
| power = | | power = | ||
| v core = 0.9 V | | v core = 0.9 V | ||
Line 79: | Line 79: | ||
| socket 0 type = QFP | | socket 0 type = QFP | ||
}} | }} | ||
− | '''Piton''' is a {{arch|64}} [[many-core microprocessor]] developed by [[Princeton]]'s Parallel Computing Group and announced in August of 2016. The [[massively parallel processor array|MPPA]] chip contains 25 modified [[OpenSPARC T1]] cores (an implementation of {{sparc|V9|SPARC V9}}). The chip, which was manufactured on [[IBM]]'s [[32 nm|32 nm SOI process]], operates at 1 GHz. The chip was presented | + | '''Piton''' is a {{arch|64}} [[many-core microprocessor]] developed by [[Princeton]]'s Parallel Computing Group and announced in August of 2016. The [[massively parallel processor array|MPPA]] chip contains 25 modified [[OpenSPARC T1]] cores (an implementation of {{sparc|V9|SPARC V9}}). The chip, which was manufactured on [[IBM]]'s [[32 nm|32 nm SOI process]], operates at 1 GHz. The chip was presented On August 32 2016 at the [[Hot Chips]] 28. |
== Architecture == | == Architecture == | ||
− | The chip is designed as a [[massively parallel processor array]], with 25 cores ("tiles") arranged as a | + | The chip is designed as a [[massively parallel processor array]], with 25 cores ("tiles") arranged as a grid 5 by 5. Each core is a modified [[OpenSPARC T1]] which implements {{sparc|V9|SPARC V9}} capable of booting a standard [[operating system|OS]]. Piton implements a 64-bit [[network on chip]] (NoC) interconnect made of 3 physical networks operating at 1 cycle/hop latency. |
[[File:piton layout.svg|650px]] | [[File:piton layout.svg|650px]] | ||
Line 97: | Line 97: | ||
|l1i desc= | |l1i desc= | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=200 | + | |l1d cache=200 KB |
− | |l1d break=25x8 | + | |l1d break=25x8 KB |
|l1d desc=4-way set associative | |l1d desc=4-way set associative | ||
|l1d extra=(write-back, per tile) | |l1d extra=(write-back, per tile) | ||
− | |l2 cache=1. | + | |l2 cache=1.6 MB |
− | |l2 break=25x64 | + | |l2 break=25x64 KB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(per tile) | |l2 extra=(per tile) | ||
Line 117: | Line 117: | ||
* Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff. [https://parallel.princeton.edu/papers/openpiton-asplos16.pdf OpenPiton: An open source manycore research framework]. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems 2016 Mar 25 (pp. 217-232). ACM. | * Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff. [https://parallel.princeton.edu/papers/openpiton-asplos16.pdf OpenPiton: An open source manycore research framework]. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems 2016 Mar 25 (pp. 217-232). ACM. | ||
* Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Jonathan Balkind, Alexey Lavrov, Mohammad Shahrad, Samuel Payne, and David Wentzlaf. [http://parallel.princeton.edu/piton/piton_hotchips28_talk.pdf Piton: A 25-core Academic Manycore Research Processor] | * Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Jonathan Balkind, Alexey Lavrov, Mohammad Shahrad, Samuel Payne, and David Wentzlaf. [http://parallel.princeton.edu/piton/piton_hotchips28_talk.pdf Piton: A 25-core Academic Manycore Research Processor] | ||
− | * | + | * OpenPit [http://parallel.princeton.edu/openpiton/docs/micro_arch.pdf OpenPiton Microarchitecture Specification]. Hot Chips 28. August 23, 2016. |
== External links == | == External links == |
Facts about "Piton - Princeton"
base frequency | 1,000 MHz (1 GHz, 1,000,000 kHz) + |
bus rate | 2,800 MT/s (2.8 GT/s, 2,800,000 kT/s) + |
bus speed | 350 MHz (0.35 GHz, 350,000 kHz) + |
clock multiplier | 2.85 + |
core count | 25 + |
core voltage | 0.9 V (9 dV, 90 cV, 900 mV) + |
designer | Princeton + |
die area | 36 mm² (0.0558 in², 0.36 cm², 36,000,000 µm²) + |
die length | 6 mm (0.6 cm, 0.236 in, 6,000 µm) + |
die width | 6 mm (0.6 cm, 0.236 in, 6,000 µm) + |
first announced | August 23, 2016 + |
full page name | princeton/piton + |
instance of | microprocessor + |
l1d$ description | 4-way set associative + |
l1d$ size | 200 KiB (204,800 B, 0.195 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
ldate | August 23, 2016 + |
main image | + |
main image caption | Piton face + |
manufacturer | IBM + |
market segment | Server + |
max cpu count | 20,000 + |
name | Piton + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |
smp max ways | 20,000 + |
technology | CMOS + |
thread count | 50 + |
transistor count | 460,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |