From WikiChip
Editing phytium/feiteng/ft-2000+-64
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 11: | Line 11: | ||
|first launched=2019 | |first launched=2019 | ||
|family=FeiTeng | |family=FeiTeng | ||
− | |series=FT-2000 | + | |series=FT-2000 |
− | |frequency=2, | + | |frequency=2,3000 MHz |
|isa=ARMv8.0 | |isa=ARMv8.0 | ||
|isa family=ARM | |isa family=ARM | ||
|microarch=Mars II | |microarch=Mars II | ||
− | |||
|core name=FTC-662 | |core name=FTC-662 | ||
|process=16 nm | |process=16 nm | ||
Line 23: | Line 22: | ||
|die area=370 mm² | |die area=370 mm² | ||
|word size=64 bit | |word size=64 bit | ||
− | |||
− | |||
− | |||
|tdp=96 W | |tdp=96 W | ||
|package name 1=phytium,fcbga_3576 | |package name 1=phytium,fcbga_3576 | ||
|predecessor=FT-2000/64 | |predecessor=FT-2000/64 | ||
− | |predecessor link=phytium/ | + | |predecessor link=phytium/ft-2000/ft-2000-64 |
}} | }} | ||
'''FT-2000+/64''' is a [[64 core]] [[ARM]] server SoC designed by [[Phytium]] and introduced in [[2019]]. Fabricated on [[TSMC]]'s [[16 nm process]], the chip operates at up 2.3 GHz with a TDP of 96 W. This chip is designed for server, communication, and infrastructure applications. | '''FT-2000+/64''' is a [[64 core]] [[ARM]] server SoC designed by [[Phytium]] and introduced in [[2019]]. Fabricated on [[TSMC]]'s [[16 nm process]], the chip operates at up 2.3 GHz with a TDP of 96 W. This chip is designed for server, communication, and infrastructure applications. | ||
Line 47: | Line 43: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR4- | + | |type=DDR4-2400 |
|ecc=Yes | |ecc=Yes | ||
|controllers=8 | |controllers=8 | ||
Line 55: | Line 51: | ||
|bandwidth dchan=35.76 GiB/s | |bandwidth dchan=35.76 GiB/s | ||
|bandwidth qchan=71.53 GiB/s | |bandwidth qchan=71.53 GiB/s | ||
+ | |bandwidth ochan=143.1 GiB/s | ||
|bandwidth hchan=107.3 GiB/s | |bandwidth hchan=107.3 GiB/s | ||
− | |||
}} | }} | ||
Facts about "FT-2000+/64 - Phytium"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | FT-2000+/64 - Phytium#io + |
back image | + |
base frequency | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + |
core count | 64 + |
core name | FTC-662 + |
designer | Phytium + |
die area | 370 mm² (0.574 in², 3.7 cm², 370,000,000 µm²) + |
family | FeiTeng + |
first announced | 2019 + |
first launched | 2019 + |
full page name | phytium/feiteng/ft-2000+-64 + |
has ecc memory support | true + |
instance of | microprocessor + |
isa | ARMv8.0 + |
isa family | ARM + |
l1$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l1d$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l1i$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l2$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | 2019 + |
main image | + |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 1 + |
max memory bandwidth | 143.1 GiB/s (146,534.4 MiB/s, 153.652 GB/s, 153,652.455 MB/s, 0.14 TiB/s, 0.154 TB/s) + |
max memory channels | 8 + |
max pcie lanes | 33 + |
microarchitecture | Mars II + and Xiaomi + |
model number | FT-2000+/64 + |
name | FT-2000+/64 + |
package | FCBGA-3576 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
series | FT-2000+ + |
smp max ways | 1 + |
supported memory type | DDR4-3200 + |
tdp | 96 W (96,000 mW, 0.129 hp, 0.096 kW) + |
technology | CMOS + |
thread count | 64 + |
transistor count | 6,000,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |